The Job logo

What

Where

ASIC Physical Design Engr, II

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join Synopsys Inc as an ASIC Physical Design Engineer II responsible for overseeing ASIC development from definition to documentation and evaluation. Contribute to multidimensional designs and review vendor capabilities for development. This is a full-time on-site opportunity in Hyderabad, Telangana, India.

Responsibilities:

Oversees definition, design, verification, and documentation for ASIC development. Establishes architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Evaluates all aspects of the process flow from high-level design to synthesis, place and route, and timing and power use. Examines equipment to establish operation data, conducts experimental tests, and evaluates results. May also review vendor capability to help development.

 

Requirements:

Typically requires a minimum of 2 years of related experience. Usually developing professional expertise and may apply company policies and procedures to resolve a variety of issues. At a minimum, has working knowledge of work area and general proficiency with tools, systems, and procedures required to accomplish the job. Exercises judgment to establish appropriate action. Implementations and solutions are reviewed for accuracy and overall adequacy. Builds productive internal/external working relationships. Contacts are primarily within business unit and occasional organizational and external customer contacts on routine matters.

Set alert for similar jobsASIC Physical Design Engr, II role in Hyderabad, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 years

Category

Software Engineering

Locations

Hyderabad, Telangana, India

Qualification

Diploma

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

ASIC Physical Design Engr, II

Synopsys Inc

Hyderabad, Telangana, India

+1 more

Posted: a year ago

Proven technical concepts and fundamentals. Good team player. Daily technical interaction with US counterparts. Responsible for implementation and integration of DDR/HBM/UCIe IP at cutting-edge technology nodes. Timing closure and clock tree balancing are key challenges. Prior knowledge in timing closure and implementation is a plus. Hands-on working knowledge with SNPS tools. 2-4 years of experience required.

Synopsys Inc Logo

SOC Physical Design Engineer, Senior II

Synopsys Inc

Hyderabad, Telangana, India

Posted: a year ago

In this role, candidate will be part of the engineering teams implementing DDR, HBM and UCIE PHYs for customer ASICs and SOCs. The project scope includes RTL synthesis, Bump planning , physical design, physical verification, STA and Sign off. Candidate will contribute as a Senior Member of a design team, or as a Project Head working with both internal and external design teams. Ideal candidate for this role demonstrates excellent technical knowledge, sound communication skills, verbal and written, and awareness of project management issues. Keeps composure during crises and can comfortably handle risks and uncertainty. One has a sound desire to learn and explore new technologies. Demonstrates good investigation and problem-solving skills. Prior knowledge and experience with state-of-the-art CAD tools (ICC2, ICV) and technologies (FinFet) is required. Engineer exercises autonomous judgment in selecting methods and techniques to obtain solutions. Performs in project leadership role. Contributes to complex aspects of a project. Establishes and develops approach to solutions. Provides regular updates to manager on project status. Represents the organization on business unit and/or company-wide projects. Guides more junior peers with aspects of their job. One networks with senior internal and external personnel in own area of expertise Key Qualification Typically requires a minimum of 6+ years of related experience Full knowledge of specialization area plus working knowledge of multiple related areas like DFT, RTL , package design Ability to Autonomously resolves a wide range of issues in inventive ways on a regular basis. Prior knowledge and experience with state of the art CAD tools (DC, PT, ICC2, ICV) and technologies (FinFet) is required

Synopsys Inc Logo

ASIC Digital Design Engineer, II

Synopsys Inc

Wuhan, Hubei, China

Posted: a year ago

Job Description and Requirements - Seeking a highly motivated and innovative digital design engineer with excellent theoretical and practical background in high-speed data - recovery circuits. - Working as part of a highly experienced mixed-signal design team, the candidate will be involved in designing and maintaining current and next generation PCIe Gen5, USB 2/3 SERDES, SATA, 10G-KR and HPC products. - The position offers excellent opportunity to work with a professional team of digital and mixed signal designers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips. - In addition, this is a great opportunity to work with a wide suite of in-house digital design and verification tools, including VCS, Design Compiler, PrimeTime, Tetramax and so on. Key Qualifications Typically requires BS or MS plus at least 1-2 years of digital design experience in the industry as well as hands on experience in designing high-speed digital circuits, writing test-cases in Verilog and System Verilog, and familiarity with code quality metrics Deep understanding of asynchronous clock crossings, DFT design methodologies, and synthesis implications of RTL Knowledge of back-end synthesis tools DC/PT is a plus as are good organization and communication skills for interacting between different design groups and customer support teams Good learning ability and communication skill Good script skill as Perl, TCL Preferred Experience Customer package creation and regression flow developed with Perl or TCL script RTL coding of high-speed digital circuits, modeling of analog blocks Writing verilog and system-verilog test-benches Synthesis, Defining place and route constraints, resolving STA issues and performing gate-level simulations Defining and debugging DFT structures in the designs for high DFT coverage Design Flow development as the DFT OCC, boundary scan flow, Spyglass flow Interacting with customer support and back-end design teams