The Job logo

What

Where

A&MS Circuit Design Engr, II

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join our team as an A&MS Circuit Design Engineer II, where you will analyze mixed signal techniques for power, performance, and area reduction. Develop Analog Full custom circuit macros for High Speed PHY IP in CMOS technology. Work with a global team on High Speed PHYSICAL Interface Development.

Job Description and Requirements

This role involves analyzing various mixed signal techniques for dynamic and static power reduction, performance enhancement and area reduction. You’d leverage your strong understanding of circuit simulation and circuit layout as well as knowledge of bipolar, CMOS, passive structure, and interconnect failure modes.

You will be part of a strong development team in the area of High Speed PHYSICAL Interface Development.

You will develop Analog Full custom circuit macros, i.e., PLL, Regulators, equalizers, Analog Front End, needed for High Speed PHY IP,  in planer and fin-fet CMOS technology..

You will be working with experienced set of teams locally and in with people from various sites spread across globe.


Key Qualification:
BE+2 years of relevant experience / MTech+1 years of relevant experience in Electrical/Electronics/VLSI Engineering or other relevant field of study.
Technical Attributes
Mandatory:
 

  • CMOS circuit design fundamentals, device physics, basic understanding of layout and parasitic extraction, spice simulation, sub-micron design methodologies, PLL/DLL, Voltage Regulators, data converters, Equalizers, Impedance calibrators.
  • Analog transistor level circuit design in nanometer technologies.
  • Familiarity Multi Gbps range High speed designs
  • Can micro architect circuit from specifications, can create simulation benches to verify the specification, can understand and debug circuit.
  • Should have basic understanding of layout and parasitic extraction
  • Comfortable with spice simulations and various sub-micron design methodologies.

 
Preferred:

  • Familiarity Multi Gbps range High speed designs and familiarity with such specs.
  • Familiarity with designs of PLLs, Regulators, Equalizers, Impedance calibrators etc.
  • Familiarity with automation / Scripting language

 

Set alert for similar jobsA&MS Circuit Design Engr, II role in Noida, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 years

Category

Software Engineering

Locations

Noida, Uttar Pradesh, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

A&MS Circuit Design Engr, II

Synopsys Inc

Bangalore Urban, Karnataka, India

Posted: a year ago

Join Synopsys, a leader in chip design and software security, as we power innovations in self-driving cars, AI, cloud, 5G, and IoT. We are seeking a talented individual to contribute to our Silicon IP business, integrating more capabilities into SoCs. If you have a background in CMOS processes, circuit design, and familiarity with DDR interfaces, join us in shaping the future of technology.

Synopsys Inc Logo

A&MS Layout Design Engr, Sr I

Synopsys Inc

Bengaluru, Karnataka, India

Posted: a year ago

Job Description and Requirements   Vast design experience (6+ years) in defining and designing various type of embedded SRAM/ROM in past. Experience in leading and developing layout design activities technically to create different memory IPs Ability to understand the existing  memory solution and propose innovative solution to enhance them to create differentiate memory IP as per dynamic business requirements. Provide technical consultancy to the juniors in the team or to outside customers on existing off the shelf memory offerings and on future possible solutions. To be involved in various inhouse and customer discussions to understand their requirements and translate them into memory IP requirements. Skills Set: Must Have Proven knowledge on memory SRAM/ROM compiler development , leafcell creation Knowledge on latest technology nodes is an added advantage Solid knowledge of physical verification: DRC, LVS, ANT, ERC, EM-IR, DFM, Extractions etc. Deep understanding of various embedded memory architecture: Low power, high density, low standby power, High speed, Synchronous asynchronous architecture and various combination of such figure of merits. Sound understanding of memory layout techniques: dense designs, regular style, DFM compliant layout, matching (local and global), shielding, etc. Life time effect know how (EM, IR drop, Self-heating, HC, NBTI, PBTI, etc.) Timely response to various technical queries within the set time limits. Soft Skills: Excellent communication skills, Good Methodical skills/problem solving Taking initiative, Adaptability and flexibility as per business requirements Team player, Eager to learn, engage curiosity, develop deep skills, challenge each other and take initiative  

Synopsys Inc Logo

A&MS Layout Design Engr, Sr I

Synopsys Inc

Bengaluru, Karnataka, India

Posted: a year ago

Job Description and Requirements Vast design experience (6+ years) in defining and designing various type of embedded SRAM/ROM in past. Experience in leading and developing layout design activities technically to create different memory IPs Ability to understand the existing  memory solution and propose innovative solution to enhance them to create differentiate memory IP as per dynamic business requirements. Provide technical consultancy to the juniors in the team or to outside customers on existing off the shelf memory offerings and on future possible solutions. To be involved in various inhouse and customer discussions to understand their requirements and translate them into memory IP requirements. Skills Set: Must Have Proven knowledge on memory SRAM/ROM compiler development , leafcell creation Knowledge on latest technology nodes is an added advantage Solid knowledge of physical verification: DRC, LVS, ANT, ERC, EM-IR, DFM, Extractions etc. Deep understanding of various embedded memory architecture: Low power, high density, low standby power, High speed, Synchronous asynchronous architecture and various combination of such figure of merits. Sound understanding of memory layout techniques: dense designs, regular style, DFM compliant layout, matching (local and global), shielding, etc. Life time effect know how (EM, IR drop, Self-heating, HC, NBTI, PBTI, etc.) Timely response to various technical queries within the set time limits. Soft Skills: Excellent communication skills, Good Methodical skills/problem solving Taking initiative, Adaptability and flexibility as per business requirements Team player, Eager to learn, engage curiosity, develop deep skills, challenge each other and take initiative