The Job logo

What

Where

ASIC Physical Design Engr, Staff

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join our dynamic team as a DDR Implementation Engineer. You will be part of our cutting-edge technology implementation team, accountable for the implementation and power signoff of world-class DDRs. Your role involves problem-solving, investigation, and technical interaction with the team. Prior experience in DDR power signoff is a plus. Strong team management and communication skills are essential.

Job Description and Requirements

Has a strong desire to learn and explore new technologies. Demonstrates good investigation and problem-solving skills. Prior knowledge and experience in tools like DC, ICC2, PT-SI is a definite advantage.


Should be an exceptional team player, excellent communicator as the role involves daily technical interaction with local, US counter parts. This position will be part of SNPS DDR/HBM/UCIe/Die-to-Die IP implementation team and accountable for the implementation and power signoff of world class DDRs at the cutting edge technology nodes. Timing closure above ~2GHz, mixed signal had macro IP integration, Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job. Prior working knowledge in the DDR power signoff would be an added advantage. Should be very hands-on and able to technically manage a team of 4-6 junior engineers towards successful completion of project on-time and with top quality.


Typically requires a minimum of 9+ years of related experience. Possesses a full expertise of specialization area plus working knowledge of multiple related areas. Autonomously resolves a wide range of issues in inventive ways on a regular basis. Customarily exercises unbiased judgment in selecting methods and techniques to obtain solutions. Performs in project leadership role. Contributes to complex aspects of a project. Establishes and develops approach to solutions. Work is self-directed and collaborative in nature. Provides regular updates to manager on project status. Represents the organization on business unit and/or company-wide projects. Guides more junior peers with aspects of their job. Frequently networks with senior internal and external personnel in own area of expertise.

Set alert for similar jobsASIC Physical Design Engr, Staff role in Hyderabad, India or Bangalore Urban, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

8-12 Years

Category

Engineering

Locations

Hyderabad, Telangana, India

Bangalore Urban, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

ASIC Physical Design Engr, II

Synopsys Inc

Hyderabad, Telangana, India

+1 more

Posted: a year ago

Proven technical concepts and fundamentals. Good team player. Daily technical interaction with US counterparts. Responsible for implementation and integration of DDR/HBM/UCIe IP at cutting-edge technology nodes. Timing closure and clock tree balancing are key challenges. Prior knowledge in timing closure and implementation is a plus. Hands-on working knowledge with SNPS tools. 2-4 years of experience required.

Qualcomm Logo

CPU Physical Design Engineer

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.   Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 10 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.