The Job logo

What

Where

ASIC Digital Design Engr, II

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Implement state-of-the-art Verification environments for synthesizable cores and perform Verification tasks. Work with RTL design team and be part of a global team of expert Verification Engineers.

Job Description and Requirements

 

This is a verification focused individual contributor’s role.

The candidate will be part of the DesignWare IP Verification R&D team at our Bangalore Design Center, India.

Implement state-of-the-art Verification environments for the DesignWare family of synthesizable cores and perform Verification tasks for the IP cores.

Work closely with RTL design team and be part of a global team of expert Verification Engineers.

Domains will include but not be limited to USB, PCI Express, Ethernet,  AMBA.

Job role will have a combination of Test planning, Test environment coding both at unit level and system level, Test case coding and debugging, FC coding and analysis and meeting quality metric goals and regression management.

 

Requirements:

 

- BS/BE in EE with 2+ years of relevant experience or MS with 1+ years of relevant experience in the verification of IP cores and/or SOC verification.

- Experience in developing HVL based test environments, developing and implementing test plans, implementing and extracting verification metrics such as functional coverage.

- HVL coding skills for Verification and be hands-on with one or more Industry standard simulators such as VCS, NC, MTI used in Verification and relevant debugging tools.

- Exposure to verification methodologies such as UVM/VMM/OVM is required.

- Familiarity with HDLs such as Verilog  and scripting languages such as perl is highly desired.

- Exposure to IP design and verification processes including VIP development is an added advantage.

- Basic understanding of functional & Code coverage.

- It is essential that the individual has good written and oral communication skills and is able to demonstrate good analysis, debug and problem solving skills and be self-driven.
 

Preferred Skills:

  • Working understanding on the USB specification is preferred

 

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

 

 

Set alert for similar jobsASIC Digital Design Engr, II role in Bangalore Urban, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Engineering

Locations

Bangalore Urban, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

ASIC Physical Design Engr, II

Synopsys Inc

Hyderabad, Telangana, India

+1 more

Posted: a year ago

Proven technical concepts and fundamentals. Good team player. Daily technical interaction with US counterparts. Responsible for implementation and integration of DDR/HBM/UCIe IP at cutting-edge technology nodes. Timing closure and clock tree balancing are key challenges. Prior knowledge in timing closure and implementation is a plus. Hands-on working knowledge with SNPS tools. 2-4 years of experience required.