The Job logo

What

Where

SoC Low Power Design Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Design and build hardware, software and networking technologies. Lead projects in multiple areas within a data center facility. Create helpful experiences through research and new technology development.
Minimum qualifications:

Bachelor's degree in Electrical Engineering or equivalent practical experience.

  • 4 years of experience in structural power implementation and checks using power-aware flows.
     
  • Experience in UPF power intent, UPF methodology, and downstream usage in DV and Physical Design tools and flows.
     
Preferred qualifications:
  • Experience in UPF development of IP, sub-system, or SoC.
     
  • Experience with low power design techniques and methodologies.
     
  • Experience with scripting languages (e.g., Python, Perl).
     
  • Experience in low power static check tools such as VCLP/CLP across RTL to PNR level.
     
  • Understanding of SoC Architecture, memory hierarchy, coherency, fabric interconnect protocols, clocking and power management.
     
About the job

Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.

With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities
  • Work with architecture/microarchitecture, architecture/RTL design teams on capturing power intent and convergence.
  • Review the front end low power static checks and drive UPF and VCLP convergence and Sign-off.
  • Support RTL and DFT teams on the Unified Power Format (UPF) aspect in incorporating Physical Design team feedback.
  • Manage cross domains such as DFT, DV and RTL in addressing any UPF/Power intent related methodology and issues.
Set alert for similar jobsSoC Low Power Design Engineer role in Bengaluru, India
Google Logo

Company

Google

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

NVIDIA Logo

Verification Engineer, Low Power

NVIDIA

Bengaluru, Karnataka, India

Posted: a year ago

You will be responsible for the structural and functional verification of low power aspects of NVIDIA’s family of chips. This includes developing test plans and coverage plans, writing test cases and test bench components, and collaborating with other teams to ensure thorough coverage from functional, electrical, performance, and noise aspects. You will also work with architects, designers, and verification teams to validate the effectiveness of the low power features on silicon.

Google Logo

SoC Power Estimation Engineer

Google

Bengaluru, Karnataka, India

Posted: a year ago

Minimum qualifications: Bachelor's degree in electrical engineering or equivalent practical experience. 5 years of experience in SoC Pre-Silicon power estimation/analysis/optimization. Experience with Primepower PTPX or similar power estimation tools. Preferred qualifications: Experience with scripting languages (e.g., Python, Perl) and RTL level Power Estimation/Analysis tools. Strong understanding of SoC Architecture, memory hierarchy, coherency, fabric interconnect protocols, clocking and power management Strong understanding of SoC IP micro-architecture in one or more of the IPs such as CPU, GPU, Imaging, Display, Multimedia, DDR Memory Controller. Strong expertise in low power RTL and physical design optimization techniques. Excellent problem-solving skills. About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google's services. As a Hardware Engineer, you design and build the systems that are the heart of the world's largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users. With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology. Responsibilities Drive pre-silicon power estimation and analysis using power estimation tools both at RTL and Netlist level.  Develop methodologies around power estimation tools and incorporate best practices to improve the power estimation fidelity. Drive and Lead the Power estimation and what-if analysis for IP(s) and SubSystem(s) and drive closure of projections vs targets gaps. Analyze power estimation reports to identify power-saving opportunities and influence both the physical design aspect and the u-arch design aspects of the design for power reduction. Work with the Power modeling team to analyze the power impact of different IP/SS states w.r.t battery life.