We have an immediate opening for the post of Design Engineering Manager in the Post-Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore. The role involves leading pre and post silicon validation efforts for high-speed SERDES test chips. You will be responsible for designing hardware and software architecture for testing, defining test plans, implementing tests, and generating test reports. Minimum qualifications include 6-10 years of experience in post-silicon validation and strong hands-on experience with high-speed SERDES protocols. Preferred qualifications include experience managing small teams, leading post silicon validation efforts, FPGA design experience, and familiarity with Verilog and labview.
Job Summary:
We have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of "Design Engineering Manager".
The responsibility entails leading pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation efforts primarily on Cadence's High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc.
What we are looking for in potential candidates is listed below.
Minimum Qualifications:
- 6-10 years (with Btech) or 4-8 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
- Deep Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc
- Strong hands on Experience in using lab equipment such as Oscilloscopes, Network Analyzer, Bit Error Rate Tester (BERT) etc
Preferred Qualifications:
- Experience managing small teams (at least 2 members and above)
- Experience leading the complete post silicon validation efforts for at least one full project
- 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping
- Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug.
- Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL
- Experience conducting hiring interviews and mentoring new hires
- Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects.
