The Job logo

What

Where

Sr Design Engineering Manager ( Layout Design )

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Dear Candidate, We are looking for a Sr Design Engineering Manager specializing in Layout Design at Cadence, Bengaluru, Karnataka, India. This full-time on-site role involves leading custom layout efforts for DDR IO development, mentoring engineers, and performing physical verifications. The ideal candidate should have hands-on layout design experience in various analog IPs like Opamps, Dataconverters, and PLL, along with good communication and problem-solving skills.

Job Summary:

Drives development of products and technologies and has material responsibility for the success of that product/technology.

 

Job responsibilities:

Custom layout design for DDR IO development - Understand design requirements and work closely with the design team and successfully deliver Analog layouts.

  •                  Perform physical verifications like DRC/LVS/Reliability and fixing violations
  •                  Lead custom layout efforts for DDR IO development - Understand design requirements and work closely with the design team and successfully deliver Analog layouts.
  •                  Would be required to lead/mentor a small team of engineers towards a successful IP delivery. 
  •                  Perform physical verifications like DRC/LVS/Reliability and fixing violations

 

Experience and Technical Skills required

     Hands on layout design experience in various analog IP like Opamps, Bandgaps, Dataconverters, LDO and PLL etc.

  •                  Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
  •                  Knowledge of various analog layout techniques like matching, shielding etc.,
  •                  Good understanding of DSM technology methodology, issues etc.,
  •                  Having worked on latest technology nodes, 28nm and below, is desired.
  •                  Must have good communication skills and should be team player.
  •                  Scripting and automation experience is a plus.
  •                  Hands on layout experience in various analog IP like High speed Analog (Serdes), Data converters, power management and PLL etc.
  •                  Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
  •                  Knowledge of various analog layout techniques, floorplan constraints and IP integration at chip level scenario.
  •                  Good understanding of DSM technology methodology, issues etc.,
  •                  Having worked on latest technology nodes, 28nm and below, is desired.
  •                  Must have good communication skills and should be team player.
  •                  Scripting and automation experience is a plus.
  •                  Good communication skills, documentation and presentation skills.
  •                  Strong analytical and problem-solving skills.

 

Education Level: Bachelor's Degree / Master’s Degree (MSEE Preferred).

Set alert for similar jobsSr Design Engineering Manager ( Layout Design ) role in Bengaluru, India
Cadence Logo

Company

Cadence

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

8-12 Years

Category

Software Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Cadence Logo

Sr Design Engineering Manager (Layout Design)

Cadence

Noida, Uttar Pradesh, India

Posted: a year ago

You will lead custom layout design efforts for DDR IO development, work on physical verifications, and mentor a small team towards a successful IP delivery in Noida, Uttar Pradesh, India. This full-time on-site role requires 3-7 years of experience, with a focus on analog IP like Opamps, Dataconverters, and LDO, knowledge of layout effects on circuits, and experience in DSM technology methodology and scripting.

AMD Logo

Sr. Manager Silicon Design Engineering ( Verification )

AMD

Hyderabad, Telangana, India

+1 more

Posted: a year ago

THE ROLE: The focus of this role in the AECG ASIC organization is to lead verification and emulation for next generation ASICs that meet Engineering, Business and Customer requirements.     THE PERSON: You have a passion to lead high performance ASIC verification and emulation teams. You are a team player who has excellent communication skills and experience collaborating in a corporate environment with other architects & engineers located in different sites/time-zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.   KEY RESPONSIBILITIES:  Verifying RTL implementation for complex digital blocks and ASIC top level to ensure high quality Develop verification strategies for new features, plan volume validation and coverage strategies Writing testplan, developing testbenches, coding test/sequences and checker to support IP level verification in constrained-random and/or directed verification environments using System Verilog & UVM Drive coverage analysis and take necessary actions to meet coverage goals Integrate VIPs as needed Closely work with design teams to drive feature enablement Lead internal and external teams   PREFERRED EXPERIENCE:   Strong foundation in SoC architecture and processor systems with proven years of experience  Good analytical problem solving, and attention to details Working knowledge of C, SystemC, and Python Excellent written and verbal communication skills Knowledge of CPU, AXI Interconnect, and I/O peripherals Knowledge of SOC development flow and accelerator IP Experience in micro-architecture and digital design/verification Knowledge of power management, boot, security and RAS architectures Exposure to performance modeling and analysis Expert experience with implementation of UVM/OVM and/or Verilog, System Verilog test benches and/or BFMs is required Working experience in full chip emulation using industry standard emulators from Synopsys, Cadence and Mentor. Knowledge of bus protocols like AXI/AHB Knowledge of protocols like PCIe, Ethernet and/or NVMe preferred Strong understanding of simulation tools and knowledge of scripting languages like Perl, tcl or cshell Highly motivated, Self-starter individual with ability to work in a fast-paced team environment    EDUCATION & EXPERIENCE:  BS, MS or PhD degree in in Electrical Engineering or Computer Science. 10years of experience in an ASIC architect role leading to an understanding of end-end development.    LOCATION: Bangalore (preferred) Hyderabad