The Job logo

What

Where

IP Security Analyst

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
The Intellectual Property (IP) Protection Analyst is responsible for processes relied upon by the IP Protection program with Technology Products Group (TPG). This requires working with IT, the Global Security Organization (GSO) and other business groups on technical control lifecycles. The IP Protection Analyst is a key contributor to coordinated process execution for IP Protection controls and ensures upstream dependencies are adequately performing and downstream reporting sufficiently reflects quality and consistent process execution. Escalations and enhancements to IP protection processes are worked by the IP Protection Analyst as part of Micron’s preventative and detective controls for structured and unstructured data lifecycle management. Assurance monitoring, measurement and reporting capabilities put in place by the IP Protection Analyst allow for metrics, KPIs, and KRIs for identifying trends and improvements. The IP Protection Analyst is able to capture improvement requirements and coordinate control remediation or implementation activities with cross functional teams including Risk Analysts, Software Engineers, Security Engineers and other stakeholders. The IP Protection Analyst will also analyze and standardize appropriate levels of authorization in alignment with sensitivity of data assets. Calibration of data access levels across roles, groups and solutions, identifying inconsistencies, segregation of duties conflicts, high risk scenarios and overly permissive access allow for corrective actions to better protect Micron's IP. Through these efforts, the IP Protection Analyst will help improve TPG access management and data protection controls and processes. Other responsibilities and tasks include: Influence and integrate security requirements into business processes. Ability to describe technical or security concepts at a level that drives greater non-technical stakeholder engagement. Advocate for, consult and provide awareness and training on Micron security policies, processes, and procedures with TPG leadership, IP protection champions and customers. Track and manage exceptions and risks through their lifecycle to operate with information security risk tolerance levels. Support business requirements for external collaboration arrangements using standard best known methods and innovating as needed for best control effectiveness over time. Establish streamlined, automated processes that improve response time and reduce overhead in adherence to Micron’s Information Security policies, standards, procedures. Manage the operational workload including request fulfillment within service level agreements, process documentation maintenance, knowledge transfer, and mentoring.

The Intellectual Property (IP) Protection Analyst is responsible for processes relied upon by the IP Protection program with Technology Products Group (TPG).  This requires working with IT, the Global Security Organization (GSO) and other business groups on technical control lifecycles. 

 

The IP Protection Analyst is a key contributor to coordinated process execution for IP Protection controls and ensures upstream dependencies are adequately performing and downstream reporting sufficiently reflects quality and consistent process execution.  Escalations and enhancements to IP protection processes are worked by the IP Protection Analyst as part of Micron’s preventative and detective controls for structured and unstructured data lifecycle management.

 

Assurance monitoring, measurement and reporting capabilities put in place by the IP Protection Analyst allow for metrics, KPIs, and KRIs for identifying trends and improvements. The IP Protection Analyst is able to capture improvement requirements and coordinate control remediation or implementation activities with cross functional teams including Risk Analysts, Software Engineers, Security Engineers and other stakeholders,. 

 

The IP Protection Analyst will also analyze and standardize appropriate levels of authorization in alignment with sensitivity of data assets.  Calibration of data access levels across roles, groups and solutions, identifying inconsistencies, segregation of duties conflicts, high risk scenarios and overly permissive access allow for corrective actions to better protect Micron's IP.  Through these efforts, the IP Protection Analyst will help improve TPG access management and data protection controls and processes.

 

Other responsibilities and tasks include:

  • Influence and integrate security requirements into business processes
  • Ability to describe technical or security concepts at a level that drives greater non-technical stakeholder engagement
  • Advocate for, consult and provide awareness and training on Micron security policies, processes, and procedures with TPG leadership, IP protection champions and customers
  • Track and manage exceptions and risks through their lifecycle to operate with information security risk tolerance levels
  • Support business requirements for external collaboration arrangements using standard best known methods and innovating as needed for best control effectiveness overtime
  • Establish streamlined, automated processes that improve response time and reduce overhead in adherence to Micron’s Information Security policies, standards, procedures
  • Manage the operational workload including request fulfillment within service level agreements, process documentation maintenance, knowledge transfer, and mentoring

 

Experience

  • Three years of experience in any of the following:
    • Administrator or super user of audit and assurance, GRC solutions
    • Performing assessment exercises through a standardized methodology
    • Threat, vulnerability, or business continuity administration
    • IT system administration or application administration

Education

Bachelor’s Degree in Computer Science/Management, Information Systems, Information Security, Business Administration or equivalent experience

Set alert for similar jobsIP Security Analyst role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Technology

Locations

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

PLM Teamcenter Business Analyst

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Job Description:   The PLM Teamcenter Business Analyst will bridge requirements into technical capabilities and provides application capability options, generate estimates, sequence delivery priorities, and facilitate testing to ensure achievement of the right outcomes. This role will be working with product, business, and technology leaders to focus on solving the right problems, in the right way, at the right time. This includes understanding business requirements working with the Business partners and Architects from Dev team on design, solve, UAT support, and end-user support.    Responsibilities and Tasks:   Solid background knowledge on Siemens Teamcenter.   Understanding of overall PLM process and how Teamcenter is used to solve business area’s needs.   Understanding Bill of Materials, Requirements Management, Change Management, Integration modules with SAP or other downstream ERP Software.  Gather and formalize business requirements for existing and new Teamcenter solutions.  Working knowledge of AWC and how it can be used and configured to support Business areas.  Collaborate with partners to identify business requirements, vetting against the scope of the new changes.  Validate requirements with representatives who will be affected by the business process or change and receive sign off from the partners.  Collaborate with implementation team (including Area Architects, Software Engineers, etc.) to determine best IT and Teamcenter solution for identified business problem.  Collaborate with implementation team to develop estimates of effort for proposed system changes.  Document using preferred tools like Visio (business rules, as is/to be flows, requirements, data configuration, use cases, functional specs, and testing forms).  Facilitate collaboration between affected groups to gain acceptance of the process changes and complete work you're leading by the due dates.        Qualification:   Superb communication and collaboration skills to connect with various partners across the Globe.  5+ years of direct hands-on experience in a Teamcenter PLM environment   Experience with TC version 12 or greater preferred  Demonstrable experience in Product, BOM and Schedule Management   Experience with T4x desirable   Development and configuration experience with BMIDE in a multiple instance environment    Desirable to have Knowledge of CAD integration frameworks and exposure to some of the major CAD integrations.  Ability to take initiative and ownership by absorbing and retaining information with cross solution areas. 

AMD Logo

IP Verification Lead

AMD

Hyderabad, Telangana, India

Posted: a year ago

THE ROLE: The Core design and verification team is responsible for development of ‘High performance and Ultralow power x86 microprocessor core’. The role provides a unique opportunity to work at the micro-architectural level of the next-gen Core, with exposure to designs that defines the next wave of client (laptops/ultra-books/think-clients) and custom designs. The multi-billion gate complexity and high-frequency (GHz) design development gives the learning experience of the latest and greatest design and verification methodologies, using cutting edge advanced technology nodes.     THE PERSON: Candidates should have solid track record of working on complex designs with hands on experience on architecting and developing test-bench, test-bench components, test-planning and execution of testplan, coverage development and closure. Candidate should have working experience with global teams spread across different geography and time-zones.   KEY RESPONSIBILITIES: ASIC design verification experience 12+ years Verification of high performance x86-core ISA features Architecting and development of testbench, test-bench components for high performance Cache, x86 ISA features, clock/reset/power features of processor. Development of detailed test plans and driving the execution of test plan, including functional coverage. Understanding the existing test bench setup and look for opportunities to improve the existing test bench. Adhering to coding guideline practices, develop and implement code review process. Collaborate with global design verification teams and drive effectively the execution of the verification plans. Your commitment to innovating as a team demonstrated through excellent communication, knowledge of proper documentation techniques, and independently driving tasks to completion.   PREFERRED EXPERIENCE: Strong understanding the design and verification life cycle. Hands on verification experience with C/C++/SystemVerilog testbench development. Hands on experience with coverage planning, coding and coverage closure. Experience with x86, ARM or any other industry standard microprocessor ISA. Experience with Cache, Coherency and Data-Consistency verification. Experience in clocking, reset, power-up sequences and power management verification. Understanding of low power design verification techniques is a plus. Lead verification team from all aspects of the deliverables. Mentor the junior members of the verification team to meet the team goals Represents AMD to the outside technical community, partners and vendors Collaborate with SOC team, multi-geographical design teams for alignment of features/scoping/problem-solving. Highly motivated to seek out solutions and willing to learn new skills to fulfill job requirements; Proven interpersonal skills, leadership and teamwork; Excellent writing skills in the English language, and good organizational skills required; Skilled at prioritization and multi-tasking; Good understanding of engineering terminology used within the semiconductor industry; Good understanding of digital design concepts; Knowledge of, or experience in, functional design/RTL and physical design flow is highly desired.   ACADEMIC CREDENTIALS: Master’s degree preferred with emphasis in Electrical/Electronics Engineering, Computer Engineering, or Computer Science with a focus on computer architecture