The Job logo

What

Where

Principal Verification Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join our team to have complete ownership of verification and end-to-end analysis of sophisticated full chip gate level custom designs. Collaborate with experienced colleagues worldwide and work on multi-functional tasks to expand your skills.

Unique Opportunities

  • Complete ownership of verification and end to end analysis of sophisticated full chip gate level custom designs with advanced low power and power management technologies spread across multiple categories such as DDR4,LPDDR4,DDR5 and LPDDR5 that can operate at high speeds of up to 6400MT/s.
  • Collaborate closely with design and verification team members spread across the globe, many of whom have decades of experience in memory design.
  • Work on multi-functional tasks that can widen your skills.

Responsibilities:

  • Guide and set the direction for the verification effort within your areas of expertise in any project that the team undertakes.
  • Provide verification support to design projects by simulating, analyzing, and debugging pre-silicon full chip designs.
  • Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
  • Participate in developing verification methodology and verification environments for sophisticated products.
  • Co-work with international colleagues on developing new verification flows to take on the challenges in design.
  • Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.

 

Core Requirements

  • Good communication skills and ability to work well in a team
  • Guide new team members and energetic engineers in the team
  • Analytical capability for complex CMOS and/or gate level circuit designs
  • Proficient with either SPICE and/or Verilog simulations

 

Qualifications & Skills

  • Experience in SystemVerilog, PLI coding
  • Experience in UVM Test Bench
  • Experience in DRAM, SRAM or other memory related fields
  • Experience in AMS verification and co-sim

 

Education

Bachelors or Post Graduate Degree in Electronics Engineering or related

engineering field required

Set alert for similar jobsPrincipal Verification Engineer role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 years

Category

Software Engineering

Locations

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

HBM Verification Engineer

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Responsibilities: Perform functional verification, root cause design discrepancies, debug pre-silicon full chip designs and help resolve them. Develop Test scenarios to increase the functional coverage for all DRAM and Emerging memory architectures and features. Participate in development of advanced verification methodology for Emerging memory products. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Perform various checks to ensure accurate timing models.   Core Requirements Good interpersonal skills and ability to work well in a team. Good in Verilog/SV/UVM concepts and verification Deep understanding of fundamental digital design concepts and analytical capability in complex gate level circuit designs. Well versed with SPICE and/or Verilog simulations and debug. Hands-on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis. Experience in deciphering circuit behavior from schematics. Familiarity with circuit characterization, timing libraries - files and formats, timing arcs Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations. Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what-if analysis by doing the change and making sure the fix can solve the issue. Hands-on knowhow of System Verilog Assertions to specify expected design behavior Familiarity with UVM is a plus. • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.   Qualifications & Skills: Experience in DRAM, SRAM or other memory related fields. Experience in AMS verification and co-sim. Good in verification approach, flow and concepts.   Education and Experience: . Post Graduate Degree in Electronics Engineering or related engineering field requirement. Experience Range: 7-11 years