The Job logo

What

Where

ASIC SOC DV - Principal Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Verification of complex Storage Controller ASIC SOCs and sub-systems using Best-In-Class methodologies and Processes. Lead and drive SOC verification using SOC_UVM and Processor based SoC verification. Plan and strategize team execution towards efficient, scalable SOC verification environment and methodologies. Interact with Architecture, Design, and FW Team to establish standard flows. Lead and drive Silicon Bringup activities and establish sustained and efficient support for FW development. Plan and ramp-up the team for enabling multiple Controller SOC verification. Minimum qualifications: Bachelors/Masters in Engineering with overall verification domain experience of 12+ years.

Job responsibilities:

  • Verification of complex Storage Controller ASIC SOCs and sub-system using Best-In-Class methodologies and Processes
  • Lead and Drive Deliverables for SOC Verification using SOC_UVM and Processor based SoC verification
  • Planning and Strategizing Team Execution towards Efficient, Scalable SOC Verification Environment and Methodologies
  • Provide continuous support to FW Team and ensure Quality deliverables on FPGA / Emulation Platforms from DV
  • Lead and drive verification towards Gate level simulations for Complex large flat chip Netlists
  • Interact with Architecture, Design and FW Team to establish standard flows and Deliverables alignments
  • Work across a challenging schedule and maximize Teams efficiency using Automation, Portability and Reusability
  • Lead and drive Silicon Bringup activities and establish sustained and Efficient support for FW development
  • Lead and drive full SOC Verification / Validation execution from Arch-requirements understanding to FW support till end product QS
  • Plan and ramp-up the team for enabling multiple Controller SOC verification in parallel with High Quality and Efficiency

 

Job Qualifications

  • Bachelors/Masters in Engineering with Overall Verification domain experience of 12+ years
  • Minimum 3+ years of Experience in managing teams of 15+ engineers and Leads Management
  • Minimum 5+ years of Processor based SoC verification experience with C
  • Minimum 5+ years of experience in UVM Verification methodologies in SOC and sub-system verification
  • Good experience in collaborating with engineering teams across multiple Geographies
  • Good understanding on Storage controller Architectures, Processor Architecture and SOC verification methodologies
  • Knowledge of industry standard interfaces, such as PCIE-NVME, UFS, DDR, NAND, AXI is an advantage.
  • Ability to Improvise methodologies and drive Automation towards efficient Execution
  • Preferred experience in Career planning, Technical mentoring and Coaching junior Engineers
Set alert for similar jobsASIC SOC DV - Principal Engineer role in Bengaluru, India or Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

13-17 years

Category

Software Engineering

Locations

Bengaluru, Karnataka, India

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

AMD Logo

Principal SOC Architect

AMD

Bengaluru, Karnataka, India

Posted: a year ago

THE ROLE:   The focus of this role in the AECG ASIC organization is to analyze, architect, specify, and collaborate to develop next generation ASICs that meet Engineering, Business and Customer requirements.     THE PERSON: You have a passion for modern, complex SoC architecture with various IO peripherals and heterogenous processor systems and digital design & verification in general. You are a team player who has excellent communication skills and experience collaborating in a corporate environment with other architects & engineers located in different sites/time-zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.   KEY RESPONSIBILITIES:  Participate in the development of novel SoC architecture solutions, and analyze implementation trade-offs Define architecture for next-gen ASICs including processor system, IO Peripherals, platform management, interconnect, and memory subsystem Define architecture specifications in a clear and concise language  Collaborate with marketing and program management to specify requirements  Work with other architects, design/verification, and software for the IP development & acquisition   PREFERRED EXPERIENCE:   Strong foundation in SoC architecture and processor systems with proven years of experience  Good analytical problem solving, and attention to details Working knowledge of C, SystemC, and Python Excellent written and verbal communication skills Knowledge of CPU, AXI Interconnect, and I/O peripherals Knowledge of SOC development flow and accelerator IP Experience in micro-architecture and digital design/verification Knowledge of power management, boot, security and RAS architectures Exposure to performance modeling and analysis is required    EDUCATION & EXPERIENCE:  BS, MS or PhD degree in in Electrical Engineering or Computer Science. 15years of experience in an ASIC architect role leading to an understanding of end-end development.