The Job logo

What

Where

ENG-DEG-MOBILE-DRAM -VERIFICATION

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join us as a Memory Circuit Design Verification Engineer and help us drive innovation and contribute to breakthroughs in virtual reality experiences and neural networks. You will be responsible for simulating, analyzing, and debugging chip designs, developing test cases and stimulus for memory architectures, and working with international colleagues to develop new verification flows. Apply now and be part of our versatile and dynamic team!

About profile – DEG_(Verification):

Be part of inclusive team who drives/controlled 70% of Chip design cycle and focused on one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solution we create help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can spark the very innovation we are pursuing. Join a versatile team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solution we build helps make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while contributing to integrity, sustainability, and giving back to our communities. Because doing so can spark the very innovation we are pursuing. As a Memory Circuit Design Verification Engineer, you will work in a highly innovative, motivated, young and dynamic design team capable of verifying complete products using state of the art memory verification technologies. You will need to have the ability to evaluate full chip and/or block level functionality and provide creative and innovative solutions to help the timely delivery of a functionally correct design.

 

Roles & responsibilities can include but are not limited to:

  • Participate in simulating, analyzing, and debugging pre-silicon full chip designs by applying leading edge verification technique
  • Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
  • Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.
  • Co-work with international colleagues on developing new verification flows to take on the challenges in DRAM and emerging memory design.
  • Participate in developing verification methodology and verification environments for advanced DRAM and emerging memory products. 
  • Analytical capability for complex gate level circuit designs
  • Basic understanding of CMOS circuit designs
  • Familiar with both SPICE and Verilog simulations
  • Good communication skills and ability to work well in a team

 Education Requirement & eligibility:

  • Bachelors or Post Graduate Degree in Electronics Engineering or related engineering field required
  • CGPA requirements = 7.0 CGPA & Above
Set alert for similar jobsENG-DEG-MOBILE-DRAM -VERIFICATION role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 years

Category

Software Engineering

Locations

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

Intern, DEG Verification

Micron Technology

Hyderabad, Telangana, India

Posted: 3 months ago

Join an inclusive team focused on innovation in memory circuit design verification. Work on state-of-the-art memory technologies to ensure functionally correct designs. Collaborate globally with experienced teams. Micron Technology is seeking a passionate Memory Circuit Design & Verification Engineer in Hyderabad, Telangana, India.

Micron Technology Logo

HBM Verification Engineer

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Responsibilities: Perform functional verification, root cause design discrepancies, debug pre-silicon full chip designs and help resolve them. Develop Test scenarios to increase the functional coverage for all DRAM and Emerging memory architectures and features. Participate in development of advanced verification methodology for Emerging memory products. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Perform various checks to ensure accurate timing models.   Core Requirements Good interpersonal skills and ability to work well in a team. Good in Verilog/SV/UVM concepts and verification Deep understanding of fundamental digital design concepts and analytical capability in complex gate level circuit designs. Well versed with SPICE and/or Verilog simulations and debug. Hands-on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis. Experience in deciphering circuit behavior from schematics. Familiarity with circuit characterization, timing libraries - files and formats, timing arcs Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations. Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what-if analysis by doing the change and making sure the fix can solve the issue. Hands-on knowhow of System Verilog Assertions to specify expected design behavior Familiarity with UVM is a plus. • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.   Qualifications & Skills: Experience in DRAM, SRAM or other memory related fields. Experience in AMS verification and co-sim. Good in verification approach, flow and concepts.   Education and Experience: . Post Graduate Degree in Electronics Engineering or related engineering field requirement. Experience Range: 7-11 years