The Job logo

What

Where

Senior RTL Design Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Job Overview
Synopsys is seeking a RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation IPs, processors and sub-systems. The ideal candidate is experienced in the microprocessor development process, resolution of critical problems, and has a consistent track record of delivering timely and high-quality products. Cutting edge experience in system architecture and design, utilizing the latest process technologies, is preferred. 

Responsibilities and Duties

  • Working closely with Architects to develop micro-architecture and hardware specifications for the design blocks in the sub-system / SoC.
  • Developing RTL code for the design blocks with PPA considerations
  • Carrying out Linting, CDC, RDC, Synthesis and Timing Analysis of design blocks
  • Work closely with verification team to review test plans and setting the sign-off criteria for the design and verification activities.
  • Interact and collaborate with various stake holders in the project (in areas related to Verification, DFT, Physical design, Prototyping.. etc)
  •  

Qualifications / Skills Desired
Provide a bullet point list of the qualifications that are necessary for someone to fill this position.
Bullet points you may want to include are:

  • BTech / MTech In Electrical / Electronics engineering
  • 6+ years experience in ASIC / SoC design domain
  • Exposure to CPU/processor architectures (x86, ARM, RISC-V, MIPS.. etc)
  • Knowledge of design techniques for high performance and low power (UPF, clock gating)
  • Hands-on expertise with Verilog, System Verilog and/or VHDL
  • Hands-on expertise with Spyglass, VCLP, Design Compiler and Prime Time
  • Experience of developing scripts using Perl, Python or similar languages.
  • Exposure to other frontend tools like Simulators and Waveform viewers (Verdi)
  • Excellent communication skills
  • Excellent debug and problem solving skills
  • Exposure to automotive safety (ASIL) standards is an advantage
Set alert for similar jobsSenior RTL Design Engineer role in Bengaluru, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 years

Category

Software Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

AMD Logo

RTL Design

AMD

Bengaluru, Karnataka, India

Posted: a year ago

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.  AMD together we advance_   PMTS SILICON DESIGN ENGINEER   THE ROLE:   As a member of the Infinity Fabric Architecture and RTL team, you will help build the next generation scalable coherent interconnect to provide connectivity between CPU, GPU and special purpose accelerators. Every product that AMD sells has its own custom-designed Infinity Data Fabric, so this role gives an engineer the opportunity to work on a broad array of products that address a variety of markets, including traditional servers, high performance computing, client desktop and laptop PCs, machine intelligence, graphics, console gaming, embedded, and customer-specific applications. It is a challenging position that involves working at a fast pace of innovation on the cutting edge of technology. Come join the AMD team!    THE PERSON:    You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You are a team player who has excellent communication skills, strong analytical & problem-solving skills and are willing to learn and ready to take on problems. A global mindset and ability to work in a multi – site environment are keys to being successful in this role.    KEY RESPONSIBLITIES: Early architectural/performance exploration through micro-architectural definition and design Optimize the design to meet power, performance, area and timing requirements Write easily readable and synthesizable Verilog RTL Run some unit level testing to deliver quality code to the Design Verification Team Create assertions to improve coverage and cover points to analyze coverage of the design Create well written block level design documentation Participate in post silicon functional and performance debug and tuning Mentor junior engineers PREFERRED EXPERIENCE: Proven experience designing logic blocks in CPU, GPU, NOC, or cache designs Strong understanding of digital electronics and high-speed designs(>1GHz)   Strong understanding of multi-processor coherency, memory ordering, i/o ordering, interrupts, MMU and caches   Excellent knowledge of Verilog and System Verilog   Good debugging and analytical skills   Exposure to Design for Test, understanding of scan concepts and writing DFT friendly RTL   Working knowledge of C, C++ and a scripting language like Perl or Python   Working knowledge of x86 or ARM ISA is a plus

AMD Logo

RTL Design/IP Design/ CPU Design

AMD

Bengaluru, Karnataka, India

Posted: a year ago

CPU RTL Design Engineer The AMD Cores design & verification group develops high-end, next generation CPU’s that power different AMD SoC’s which are eventually set to change the course of how computing is visualized. The engineering teams are distributed across India and North America. The CPU design team in India is a young team responsible for collaborating with teams in the US to design parts of the CPU. CPU design team should work closely with the architects and multiple teams like Verification, Physical Design, Performance to ensure we meet the estimated targets and timelines. Designing a X86 processor is one of the challenging tasks considering the scalability and feature complexity involved in modern day applications of these devices. It is an exciting and great opportunity to participate in shaping these future devices.   THE PERSON: Should have excellent inter-personal, communication skills and ability to work in a fast-paced exciting environment. Continuous learning has always been the moto in this ever changing industry. An ideal person for this role should be a self-learner and always ready to upgrade his/her skills to stay abreast with the technology. The team looks for superstars but also believes in nurturing you into one. Collaboration is the key to success. Ideal candidate should learn at a great pace, deliver what is expected and also share your learning in the team to help the overall growth. It’s always We before Me in the team   KEY RESPONSIBILITIES: Understanding of X86 architecture, microarchitecture, and various CPU core features. Optimized implementation of project specification using Verilog. Collaborate with Verification, Physical Design and Performance teams and incorporate respective feedback. Interact with cross site teams working on dependent IPs to ensure better understanding of the functionality. Run RTL quality checks such as LEC, LINT, CDC, spyglass etc. Capable of doing ECO implementation for any silicon issues found Work on silicon bug finding and fixing.   SKILLS AND EXPERIENCE REQUIREMENTS: B.E/BTech/M.E/MTech in Electrical/Electronic/Computer Engineering Minimum 5+ years of industry experience in the field of design. Experience in design or Verification of any computer architecture such as x86 or ARM domain based SOCs/Cores is an added advantage. Experience on RTL, design of Micro architecture of various complex units is necessary. Experience with Verilog, System Verilog, various lint tools are necessary. Perl/Ruby scripting languages is a plus. Excellent hands-on debug skills. Must have good communication skills and the ability and desire to foster a team environment.   ACADEMIC CREDENTIALS: Preferably B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Computer Engineering

Synopsys Inc Logo

Senior Physical Design Engineer

Synopsys Inc

Bengaluru, Karnataka, India

Posted: a year ago

THE ROLE: Synopsys is seeking a Senior Physical Design Engineer and subject matter expert to design and implement processors and sub-systems for our next-generation IPs and processors. The ideal candidate is experienced in the microprocessor development process, resolution of critical problems, and has a consistent track record of delivering timely and high-quality products. Cutting edge experience in Physical Design Methodologies, Flows and tape-out, utilizing the latest process technologies, is preferred.  KEY RESPONSIBILITIES : As a Senior Physical Design engineer, you will contribute to all phases of physical design of high-performance ARC based Processor/Sub-system design from RTL to delivery of our final GDSII. Work with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs for physical design closure at the block and Sub System level. Drive block physical implementation through synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, ECO and sign-off. Work closely across different teams within Synopsys and our customers to deliver quality first pass silicon that meets all performance, power, and area goals. Contribute to developing physical design methodologies. Assist in flow development for chip integration. Run Physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Be a highly valued member of our start-up like team through excellent collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. Teams.   Preferred experience : Breadth and depth of experience in ASIC Physical design, methodology and the latest trends in high-performance microprocessor designs. Experience with synthesis, place and route, static timing analysis, noise and power closure. Shown Knowledge of HDL languages like Verilog to be able with logic design team for timing fixes. Power user of industry standard Physical Design & Synthesis tools. 7+ years of experience in integrating IP and ability to specify and drive IP requirements in the physical domain. Thorough knowledge of device physics, custom/semi-custom implementation techniques. Experience solving physical design challenges across various technologies such as CPU, fabrics etc. Experience in extraction of design parameters, QOR metrics, and analyzing trends. Experience with DFT & DFM flows. Experience in developing and implementing Power-grid and Clock specifications. Strong understanding of all aspects of Physical construction, Integration and Physical Verification. Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level. Problem-solving and debugging skills. Excellent communication and technical documentation skills. Ability to provide mentorship, guidance to junior engineers and be a very effective team player.   Academic credentials and experience: BS/MS in EE/CE 7+ years of relevant work experience in ASIC Physical Design from RTL-to-GDSII in FINFET technologies such as 5nm/7nm, 14/16nm. Expertise using CAD tools (DC/ICC2, Fusion Compiler, Primetime, Formality, ICV, RedHawk, etc.) for synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, and ECO. Scripting experience with Tcl, Perl or Python and ability to drive physical design flow automation.

Synopsys Inc Logo

Sr. I, R&D Engineer (HW RTL Design)

Synopsys Inc

Hyderabad, Telangana, India

Posted: a year ago

Job Descriptions & Requirements Part of the rapidly expanding Hardware-Analytics and Test (HAT) business unit, a Digital Hardware Sensor designer works on development of various Process, Voltage, Temperature, Structural, Droop and Performance monitors as part of HDG (Hardware Development Group) product portfolio. The Digital sensor designer will conceptualize new sensor products as well as understand existing products and enhance them for better performance, automation friendliness and ease of design. We are seeking an experienced, highly motivated, and high-caliber individual to build these differentiating digital sensor/controller products. This individual should have strong technical experience in digital frontend design, timing, post-silicon characterization, PVT and DFx domains. Additional responsibilities include: Work on sensor development projects in HDG-India Understand business priorities and break it down into technical tasks Understand existing products at lower levels and identify enhancement opportunities / cost Look ahead into future opportunities and help create a technical roadmap for the IP Deployment of new sensors into test chips and post-silicon characterization Job Requirements Architectural and forward-looking thought process Sound knowledge of Frontend Digital design and Backend implementation BS or MS degree in Electrical Engineering with 5+ years of relevant industry experience Exposure to architecture, design or verification of PVT, Ring-Oscillator, Mixed-signal based IPs Expertise in areas of optimizing PPA (Performance, Power, Area) achieved pre-silicon and realized post-silicon, and improving execution schedules Demonstrated experience with multiple CAD flows: design, verification, backend, validation, etc. Excellent teamwork, communication and interpersonal skills with both internal teams and external customers Preferred skills : Strong RTL design and coding experience in Verilog, system Verilog, VHDL etc. Experience with micro architecture and design of digital IPs and subsystems Experience with light weight CPU or microcontroller designs and operation fundamentals Exposure to backend implementation and signoff in STA, P&R and RTL2GDS ASIC flows Demonstrated technical expertise in the productization of advanced technologies Experience with yield analysis to drive yield and quality/DPPM (Defective Part Per Million) improvements Knowledge of one or more AMBA protocols: APB, AXI etc. Experience in DFT/DFx technologies and concepts is a strong plus

Qualcomm Logo

CPU RTL Design Engineer-Staff

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. In this role, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.   As an RTL engineer you will own or participate in the following:   ● Performance exploration. Explore high performance strategies working with the CPU modeling team. ● Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification. ● RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals. ● Functional verification support. Help the design verification team execute on the functional verification strategy. ● Performance verification support. Help verify that the RTL design meets the performance goals. ● Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.   Skillset looking for:   ● Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, prefetching, cache and memory subsystems. ● Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools. ● Knowledge of logic design principles along with timing and power implications.   Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.   Preferred Qualifications:   MS degree in Computer or Electrical Engineering. ● Understanding of low power microarchitecture techniques. ● Understanding of high performance techniques and trade-offs in a CPU microarchitecture. ● Experience using a scripting language such as Perl or Python.