The Job logo

What

Where

RTL Design and Signoff Engineer, Principal Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
As a Principal RTL Design and Signoff Engineer at Synopsys Inc. in Noida, Uttar Pradesh, India, you will lead a team to perform RTL Signoff on complex SoC/IP/Subsystem projects. You will be responsible for developing RTL Design Techniques, performing static verification activities, and improving execution efficiency. This full-time on-site opportunity requires a Bachelor's or Master's degree in electronics with 12+ years of experience in RTL Design and Verification.

Job description 

Job Description and Requirements
The role is for RTL Design and Signoff of IP/Subsystem/SoC Design in the System Solutions Group (SSG). At SSG, we are a team of experts in various Synopsys technologies to deliver architecture, design, verification, implementation, tools, methodology to enable our customers complete their most challenging SoC Design projects. Our work spans from sub-blocks to full turnkey end-to-end SoCs. Our customers range from start-ups to industry leaders, commercial companies, and government agencies.

As part of this role, you can expect to develop and deliver your expertise in RTL Signoff and RTL Design Techniques while working on activities such as Lint/CDC/RDC Checks, Timing Constraints Development, Preliminary Synthesis, Formality and RTL Design. The role will expose you to various innovative technologies deployed for RTL Quality Signoff for Semiconductors.

Responsibilities

  • Work with Synopsys customers to understand their needs and define RTL Signoff and design scope and activities.
  • Understand the complexity and requirements of RTL Quality Signoff and propose resource requirements to complete the activities.
  • Lead team of engineers to perform various pre-silicon static verification activities on IPs/Subsystems.
  • Understand the design/architecture and lead the team to develop timing constraints for synthesis and timing.
  • Work with peers to improve methodology and improve execution efficiency.
  • Ramp-up on new RTL Design and Static Verification tools and methodologies using Synopsys Products to enable customers.
  • Work with other Synopsys teams including BU AEs and Sales to develop, broaden and deploy Tool and IP solutions.
  • Setup flows and methodologies to enable quick setup for RTL Quality checks, Synthesis and Formality.
  • Train the team in design concepts and root-cause analysis.


Required

  • B.E/B. Tech/M.E/M. Tech in electronics with a minimum of 12+ years’ experience in RTL Design and Verification.
  • Technical expertise in various aspects of RTL Design and Signoff: LINT, CDC, RDC.
  • Technical expertise on setting up flows and methodologies for quick deployment of RTL Signoff tools.
  • Technical expertise in debugging and diagnosing violations and errors.
  • Technical expertise in developing timing constraints and running preliminary synthesis for timing constraints check and area estimation.
  • Ability to lead a team to perform RTL Signoff on complex SoC/IP/Subsystem.
  • Experience with planning and managing various activities related to RTL Signoff and Design.
  • Strong understanding of design concepts, ASIC flows and stakeholders.
  • Good communication skills.
Set alert for similar jobsRTL Design and Signoff Engineer, Principal Engineer role in Noida, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

7 months ago

Job Type

Full-time

WorkMode

On-site

Experience Level

13-17 Years

Category

Software Engineering

Locations

Noida, Uttar Pradesh, India

Qualification

Bachelor or Master

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

ASIC Digital Design Engineer

Synopsys Inc

Noida, Uttar Pradesh, India

Posted: a year ago

Looking for highly motivated ASIC Digital Design Engineer with experience in High Speed SERDES. Responsible for developing specifications, implementing RTL design and working closely with physical design and functional verification teams.

AMD Logo

RTL Design

AMD

Bengaluru, Karnataka, India

Posted: a year ago

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.  AMD together we advance_   PMTS SILICON DESIGN ENGINEER   THE ROLE:   As a member of the Infinity Fabric Architecture and RTL team, you will help build the next generation scalable coherent interconnect to provide connectivity between CPU, GPU and special purpose accelerators. Every product that AMD sells has its own custom-designed Infinity Data Fabric, so this role gives an engineer the opportunity to work on a broad array of products that address a variety of markets, including traditional servers, high performance computing, client desktop and laptop PCs, machine intelligence, graphics, console gaming, embedded, and customer-specific applications. It is a challenging position that involves working at a fast pace of innovation on the cutting edge of technology. Come join the AMD team!    THE PERSON:    You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You are a team player who has excellent communication skills, strong analytical & problem-solving skills and are willing to learn and ready to take on problems. A global mindset and ability to work in a multi – site environment are keys to being successful in this role.    KEY RESPONSIBLITIES: Early architectural/performance exploration through micro-architectural definition and design Optimize the design to meet power, performance, area and timing requirements Write easily readable and synthesizable Verilog RTL Run some unit level testing to deliver quality code to the Design Verification Team Create assertions to improve coverage and cover points to analyze coverage of the design Create well written block level design documentation Participate in post silicon functional and performance debug and tuning Mentor junior engineers PREFERRED EXPERIENCE: Proven experience designing logic blocks in CPU, GPU, NOC, or cache designs Strong understanding of digital electronics and high-speed designs(>1GHz)   Strong understanding of multi-processor coherency, memory ordering, i/o ordering, interrupts, MMU and caches   Excellent knowledge of Verilog and System Verilog   Good debugging and analytical skills   Exposure to Design for Test, understanding of scan concepts and writing DFT friendly RTL   Working knowledge of C, C++ and a scripting language like Perl or Python   Working knowledge of x86 or ARM ISA is a plus