The Job logo

What

Where

CPU RTL Design Engineer-Staff

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

 

General Summary:

We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices.

In this role, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.

 

As an RTL engineer you will own or participate in the following:

 

● Performance exploration. Explore high performance strategies working with the CPU modeling team.

● Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification.

● RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals.

● Functional verification support. Help the design verification team execute on the functional verification strategy.

● Performance verification support. Help verify that the RTL design meets the performance goals.

● Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.

 

Skillset looking for:

 

● Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating point execution, load/store execution, prefetching, cache and memory subsystems.

● Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools.

● Knowledge of logic design principles along with timing and power implications.

 

Minimum Qualifications:

• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

 

Preferred Qualifications: 

MS degree in Computer or Electrical Engineering.

● Understanding of low power microarchitecture techniques.

● Understanding of high performance techniques and trade-offs in a CPU microarchitecture.

● Experience using a scripting language such as Perl or Python.

Set alert for similar jobsCPU RTL Design Engineer-Staff role in Bangalore Urban, India
Qualcomm Logo

Company

Qualcomm

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 years

Locations

Bangalore Urban, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Qualcomm Logo

CPU RTL (Power Management) Design- Staff

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices. In this role, you will work with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life-cycle.   As an RTL engineer you will own or participate in the following: ● Performance exploration. Explore high performance strategies working with the CPU modeling team. ● Microarchitecture development and specification. From early high-level architectural exploration, through micro architectural research and arriving at a detailed specification. ● RTL ownership. Development, assessment and refinement of RTL design to target power, performance, area and timing goals. ● Functional verification support. Help the design verification team execute on the functional verification strategy. ● Performance verification support. Help verify that the RTL design meets the performance goals. ● Design delivery. Work with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.   Skillset looking for: ● Thorough knowledge of microprocessor architecture including expertise in one or more of the following areas: Active power management (DVFS) , Idle power management , Limit management (TDP, Thermal and Over-current protection), Clock management, Debug and Trace architecture. ● Knowledge of Verilog and/or VHDL. Experience with simulators and waveform debugging tools. ● Knowledge of logic design principles along with timing and power implications.   Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.   Preferred Qualifications: ● MS degree in Computer or Electrical Engineering. ● Understanding of low power microarchitecture techniques. ● Understanding of high performance techniques and trade-offs in a CPU microarchitecture. ● Experience using a scripting language such as Perl or Python.

Qualcomm Logo

CPU Physical Design Engineer

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.   Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 10 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.

Qualcomm Logo

CPU Subsystem Firmware DV Engineer. Sr Staff

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: As CPU Subsystem Firmware DV Engineer you will develop low level firmware for Pre-silicon verification of ARM architecture based CPU subsystem. You will exercise CPU subsystem using structured firmware in Design verification environment, debug issues arising out of the verification efforts with Design Engineers and Architects . You will support Emulation bringup and post silicon bringup. You will write Initialization routines for the subsystem components , develop DV tests to ensure subsystem functionality is as expected .   Roles and Responsibilities Deeply understand microarchitecture of one of the areas  in Limits management , power management ,boot and  Debug methodologies  . Work with design team to understand design intent and bring up verification suite. Modify Structured firmware for simulation use and align with emulation and post silicon teams for re-use of it in those environments. Verify Subsystems using advanced verification methodologies Preferred qualifications Expertise in the pre-silicon verification of ARM based CPUSS verification Knowledge of AMBA protocols ( AHB, AXI, APB ) Knowledge of FPGA and emulation platforms Experience in verification of clock, reset , power management units and power gating controllers. Low power verification experience Strong fundamentals in digital ASIC verification Experience  in assembly, C, system Verilog , C++   Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

Qualcomm Logo

CPU Power Management Firmware Developer - Staff/Sr Staff

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: GENERAL SUMMARY As a CPU Power Management FW Developer, you are responsible for working with a team on the enablement of the  power management solution for Qualcomm's Oryon CPUs. You will collaborate internally to help define and implement embedded firmware to manage the power and performance for the CPU subsystem within Qualcomm SoCs across many verticals. You will also participate in various other aspects of the management controller firmware development, including power management, boot, RAS, debug, security and runtime services. In CPU Power Management FW developer role you will be working closely both with the hardware power management and firmware development teams. You will have an opportunity to engage with third parties on enablement of new platforms, as well as providing input to our SoC and platform architects on future designs. Role and Responsibilities Drive the complete firmware development lifecycle through design, development, debug and verification, in pre-silicon and post-silicon environments. Develop core firmware stack, utilizing and RTOS, that provides the essential services and frameworks to various algorithms running on the power management controller. Assist in defining Power Management solutions for  future generation of Qualcomm CPUs. Actively engage with open source communities to contribute support for processor architectures, device drivers, and firmware features Collaborate with team members and other teams on silicon and platform bring-up, debug and diagnostics. Assist in identifying skills requirements and in hiring engineers, Preferred Qualifications BS/BEng in Electrical, Computer Engineering, or Computer Science (or equivalent professional experience) with 8 years experience in embedded firmware development Self-starter who takes initiative and brings technical leadership Proficient writing and debugging C and assembly Driver development experience in RTOS or OS Kernel environments  Demonstrated development experience with embedded OSes such as Zephyr, eCos, uC/OS or FreeRTOS Experience developing and debugging in pre-silicon environments including simulators and FPGA emulation Experience defining interprocessor communication interfaces between embedded controllers and the platform Familiarity with ARM v8 architecture. Development experience for a ARMV8 platform is a plus. Physical Requirements Frequently transports between offices, buildings, and campuses up to ½ mile. Frequently transports and installs equipment up to 5 lbs. Performs required tasks at various heights (e.g., standing or sitting). Monitors and utilizes computers and test equipment for more than 6 hours a day. Continuous communication which includes the comprehension of information with colleagues, customers, and vendors both in person and remotely.   Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

AMD Logo

RTL Design/IP Design/ CPU Design

AMD

Bengaluru, Karnataka, India

Posted: a year ago

CPU RTL Design Engineer The AMD Cores design & verification group develops high-end, next generation CPU’s that power different AMD SoC’s which are eventually set to change the course of how computing is visualized. The engineering teams are distributed across India and North America. The CPU design team in India is a young team responsible for collaborating with teams in the US to design parts of the CPU. CPU design team should work closely with the architects and multiple teams like Verification, Physical Design, Performance to ensure we meet the estimated targets and timelines. Designing a X86 processor is one of the challenging tasks considering the scalability and feature complexity involved in modern day applications of these devices. It is an exciting and great opportunity to participate in shaping these future devices.   THE PERSON: Should have excellent inter-personal, communication skills and ability to work in a fast-paced exciting environment. Continuous learning has always been the moto in this ever changing industry. An ideal person for this role should be a self-learner and always ready to upgrade his/her skills to stay abreast with the technology. The team looks for superstars but also believes in nurturing you into one. Collaboration is the key to success. Ideal candidate should learn at a great pace, deliver what is expected and also share your learning in the team to help the overall growth. It’s always We before Me in the team   KEY RESPONSIBILITIES: Understanding of X86 architecture, microarchitecture, and various CPU core features. Optimized implementation of project specification using Verilog. Collaborate with Verification, Physical Design and Performance teams and incorporate respective feedback. Interact with cross site teams working on dependent IPs to ensure better understanding of the functionality. Run RTL quality checks such as LEC, LINT, CDC, spyglass etc. Capable of doing ECO implementation for any silicon issues found Work on silicon bug finding and fixing.   SKILLS AND EXPERIENCE REQUIREMENTS: B.E/BTech/M.E/MTech in Electrical/Electronic/Computer Engineering Minimum 5+ years of industry experience in the field of design. Experience in design or Verification of any computer architecture such as x86 or ARM domain based SOCs/Cores is an added advantage. Experience on RTL, design of Micro architecture of various complex units is necessary. Experience with Verilog, System Verilog, various lint tools are necessary. Perl/Ruby scripting languages is a plus. Excellent hands-on debug skills. Must have good communication skills and the ability and desire to foster a team environment.   ACADEMIC CREDENTIALS: Preferably B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Computer Engineering

AMD Logo

RTL Design

AMD

Bengaluru, Karnataka, India

Posted: a year ago

WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.  AMD together we advance_   PMTS SILICON DESIGN ENGINEER   THE ROLE:   As a member of the Infinity Fabric Architecture and RTL team, you will help build the next generation scalable coherent interconnect to provide connectivity between CPU, GPU and special purpose accelerators. Every product that AMD sells has its own custom-designed Infinity Data Fabric, so this role gives an engineer the opportunity to work on a broad array of products that address a variety of markets, including traditional servers, high performance computing, client desktop and laptop PCs, machine intelligence, graphics, console gaming, embedded, and customer-specific applications. It is a challenging position that involves working at a fast pace of innovation on the cutting edge of technology. Come join the AMD team!    THE PERSON:    You have a passion for modern, complex processor architecture, digital design as well as verification/design quality. You are a team player who has excellent communication skills, strong analytical & problem-solving skills and are willing to learn and ready to take on problems. A global mindset and ability to work in a multi – site environment are keys to being successful in this role.    KEY RESPONSIBLITIES: Early architectural/performance exploration through micro-architectural definition and design Optimize the design to meet power, performance, area and timing requirements Write easily readable and synthesizable Verilog RTL Run some unit level testing to deliver quality code to the Design Verification Team Create assertions to improve coverage and cover points to analyze coverage of the design Create well written block level design documentation Participate in post silicon functional and performance debug and tuning Mentor junior engineers PREFERRED EXPERIENCE: Proven experience designing logic blocks in CPU, GPU, NOC, or cache designs Strong understanding of digital electronics and high-speed designs(>1GHz)   Strong understanding of multi-processor coherency, memory ordering, i/o ordering, interrupts, MMU and caches   Excellent knowledge of Verilog and System Verilog   Good debugging and analytical skills   Exposure to Design for Test, understanding of scan concepts and writing DFT friendly RTL   Working knowledge of C, C++ and a scripting language like Perl or Python   Working knowledge of x86 or ARM ISA is a plus