The Job logo

What

Where

Staff ASIC Verification Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

  • Define and implement self-checking test cases based on functional requirements
  • Architecting and verification strategies applying advanced verification methodologies
  • Develop verification components targeting mixed signal transceiver IC
  • Knowledge of System Verilog for digital verification
  • Knowledge of UVM
Set alert for similar jobsStaff ASIC Verification Engineer role in Bengaluru, India
Tata Consultancy Services Logo

Company

Tata Consultancy Services

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 years

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Tata Consultancy Services Logo

Staff Digital ASIC Design Engineer

Tata Consultancy Services

Bengaluru, Karnataka, India

Posted: a year ago

Staff Digital ASIC Design Engineer position at Tata Consultancy Services in Bengaluru, Karnataka, India. Define and implement test cases, architect verification strategies, work on mixed-signal ASICs, utilize System Verilog and UVM for digital verification, create detailed verification plans, use Python and Tcl for automation, work with SERDES, PLLs, transceivers, and embedded C programming. Knowledge in 4G/5G Wireless is a plus.

Synopsys Inc Logo

MIPI ASIC Digital Verification Engineer

Synopsys Inc

Bengaluru, Karnataka, India

Posted: a year ago

The candidate will be part of the R&D in Solutions Group at our Bangalore Design Center, India. The position offers learning and growth opportunities. This is a Technical Individual Contributor role and offers challenges to work in a multi-site environment on technically challenging IP Cores in a role that will  include  IP Verification using latest Verification methodology  Flows . Job Description The candidate will be part of the DesignWare IP Verification R&D team at Synopsys. He/She will be expected to specify, design/architect and implement state-of-the-art Verification environments for the DesignWare family of synthesizable cores and perform Verification tasks for the IP cores. He/ She will work closely with RTL designers and be part of a global team of expert Verification Engineers. Will be working on the next generation MIPI  protocols for commercial, Enterprise and Automotive applications Job role will have a combination of Test planning, Test environment coding both at unit level and system level, Test case coding and debugging, FC coding and analysis and meeting quality metric goals and regression management. Requirements : - BS in EE with 5+ years of relevant experience or MS with 4+ years of relevant experience in the verification of IP cores and/or SOC RTL designs. - Must have experience in developing HVL (System Verilog) based test environments, developing and implementing test plans, implementing and extracting verification metrics such as functional coverage. - Must have strong HVL coding skills for Verification and be hands-on with one or more Industry standard simulators such as VCS, NC, MTI used in Verification and waveform based debugging tools. - Exposure to verification methodologies such as VMM/OVM/UVM/ is required. - Knowledge of one or more of protocols: MIPI-I3C/UFS/Unipro, AMBA (AMBA2, AXI), Ethernet,  DDR, PCIe, USB, SD-MMC, USB. - Experience with verification of  Scatter Gather DMA. Host controller interface is a significant plus. - Familiarity with HDLs such as Verilog  and scripting languages such as Perl, TCL, Python is highly desired. - Exposure to IP design and verification processes including VIP development is an added advantage. - There will be strong focus on functional coverage driven methodology. So the corresponding mindset is a must. - It is essential that the individual has good written and oral communication skills and is able to demonstrate good analysis, debug and problem solving skills and show high levels of initiative.