The Job logo

What

Where

Staff Digital ASIC Design Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Staff Digital ASIC Design Engineer position at Tata Consultancy Services in Bengaluru, Karnataka, India. Define and implement test cases, architect verification strategies, work on mixed-signal ASICs, utilize System Verilog and UVM for digital verification, create detailed verification plans, use Python and Tcl for automation, work with SERDES, PLLs, transceivers, and embedded C programming. Knowledge in 4G/5G Wireless is a plus.
  • Define and implement self-checking test cases based on functional requirements
  • Architecting and verification strategies applying advanced verification methodologies
  • Develop verification components targeting mixed signal transceiver IC
  • RTL and Gate level debug of leading edge mixed-signal ASICs
  • Knowledge of System Verilog for digital verification
  • Knowledge of UVM
  • Understanding functional specifications to create and execute detailed verification plans
  • Python and Tcl
  • automation methodsand tools (regressions, EDA tools)
  • System Verilogassertions, functional coverage, and code coverage
  • SERDES model, memories,processors
  • JESD204, PCIe, RapidIO,UCIe, SPI, I3C etc.)
  • Digital and AnalogPLLs and transceivers
  • embedded C programming
  • MATLAB, Python is a plus
  • Knowledge in 4G/5G Wireless 
Set alert for similar jobsStaff Digital ASIC Design Engineer role in Bengaluru, India
Tata Consultancy Services Logo

Company

Tata Consultancy Services

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 years

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Tata Consultancy Services Logo

Staff ASIC Verification Engineer

Tata Consultancy Services

Bengaluru, Karnataka, India

Posted: a year ago

Define and implement self-checking test cases based on functional requirements Architecting and verification strategies applying advanced verification methodologies Develop verification components targeting mixed signal transceiver IC Knowledge of System Verilog for digital verification Knowledge of UVM

Synopsys Inc Logo

ASIC Digital Design Engineer, II

Synopsys Inc

Wuhan, Hubei, China

Posted: a year ago

Job Description and Requirements - Seeking a highly motivated and innovative digital design engineer with excellent theoretical and practical background in high-speed data - recovery circuits. - Working as part of a highly experienced mixed-signal design team, the candidate will be involved in designing and maintaining current and next generation PCIe Gen5, USB 2/3 SERDES, SATA, 10G-KR and HPC products. - The position offers excellent opportunity to work with a professional team of digital and mixed signal designers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips. - In addition, this is a great opportunity to work with a wide suite of in-house digital design and verification tools, including VCS, Design Compiler, PrimeTime, Tetramax and so on. Key Qualifications Typically requires BS or MS plus at least 1-2 years of digital design experience in the industry as well as hands on experience in designing high-speed digital circuits, writing test-cases in Verilog and System Verilog, and familiarity with code quality metrics Deep understanding of asynchronous clock crossings, DFT design methodologies, and synthesis implications of RTL Knowledge of back-end synthesis tools DC/PT is a plus as are good organization and communication skills for interacting between different design groups and customer support teams Good learning ability and communication skill Good script skill as Perl, TCL Preferred Experience Customer package creation and regression flow developed with Perl or TCL script RTL coding of high-speed digital circuits, modeling of analog blocks Writing verilog and system-verilog test-benches Synthesis, Defining place and route constraints, resolving STA issues and performing gate-level simulations Defining and debugging DFT structures in the designs for high DFT coverage Design Flow development as the DFT OCC, boundary scan flow, Spyglass flow Interacting with customer support and back-end design teams