The Job logo

What

Where

ASIC Digital Design Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Looking for highly motivated ASIC Digital Design Engineer with experience in High Speed SERDES. Responsible for developing specifications, implementing RTL design and working closely with physical design and functional verification teams.

Job Description and Requirements

 

Looking for highly motivated ASIC Digital Design Engineer to be part of High Speed SERDES Digital Design Team. As part of this team, you will be working on digital part of serial link PHY IPs for interface standards like, PCIe, USB, HDMI, Ethernet

What the candidate will do

You will be responsible for:

  • Develop specification and work towards  micro-architecture of design changes based on customer requirements, analog requirements, system performance improvements or overall robustness of design
  • Implement RTL in Verilog and run Spyglass CDC/RDC/Lint/ Tmax
  • Close timing with Physical Design team
  • Work closely with functional verification teams for debug and verification of features

Requirements
 

  • Electronics engineering graduate/post graduate with 3+ years of experience
  • Strong digital design fundamentals
  • Strong understanding of ASIC digital design flow with command on
    • RTL design using HDL
    • Synthesis & STA basics

 

Set alert for similar jobsASIC Digital Design Engineer role in Noida, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Engineering

Locations

Noida, Uttar Pradesh, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

Staff Engineer, ASIC Digital design

Synopsys Inc

Noida, Uttar Pradesh, India

Posted: 7 months ago

Seeking a Staff Engineer to join High Speed Serdes Digital Design Team. Responsible for designing ASIC Digital part of serial link PHY IPs for USB, PCIe, Display & HDMI standards. Role involves proposing micro-architecture, implementing RTL in Verilog, testing functionality, developing timing constraints, supporting validation & characterization. Full-time opportunity based in Noida, Uttar Pradesh, India.

Synopsys Inc Logo

ASIC Digital Design Engineer, II

Synopsys Inc

Wuhan, Hubei, China

Posted: a year ago

Job Description and Requirements - Seeking a highly motivated and innovative digital design engineer with excellent theoretical and practical background in high-speed data - recovery circuits. - Working as part of a highly experienced mixed-signal design team, the candidate will be involved in designing and maintaining current and next generation PCIe Gen5, USB 2/3 SERDES, SATA, 10G-KR and HPC products. - The position offers excellent opportunity to work with a professional team of digital and mixed signal designers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips. - In addition, this is a great opportunity to work with a wide suite of in-house digital design and verification tools, including VCS, Design Compiler, PrimeTime, Tetramax and so on. Key Qualifications Typically requires BS or MS plus at least 1-2 years of digital design experience in the industry as well as hands on experience in designing high-speed digital circuits, writing test-cases in Verilog and System Verilog, and familiarity with code quality metrics Deep understanding of asynchronous clock crossings, DFT design methodologies, and synthesis implications of RTL Knowledge of back-end synthesis tools DC/PT is a plus as are good organization and communication skills for interacting between different design groups and customer support teams Good learning ability and communication skill Good script skill as Perl, TCL Preferred Experience Customer package creation and regression flow developed with Perl or TCL script RTL coding of high-speed digital circuits, modeling of analog blocks Writing verilog and system-verilog test-benches Synthesis, Defining place and route constraints, resolving STA issues and performing gate-level simulations Defining and debugging DFT structures in the designs for high DFT coverage Design Flow development as the DFT OCC, boundary scan flow, Spyglass flow Interacting with customer support and back-end design teams