The Job logo

What

Where

Staff Engineer , HIG HBM Layout

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Staff Engineer position available at Micron Technology in HIG HBM Layout, Hyderabad, India. The role involves the design and development of critical analog, mixed-signal, and custom digital blocks for high-performance computing solutions like High Bandwidth Memory. Responsibilities include layout design, verification, documentation, and project management in a global collaborative environment.

Job description 

We are looking for Layout Design engineer at our Micron Technology’s DEG Team in Hyderabad, India. As a Layout Design engineer, you will be working for intensive applications such as artificial intelligence and high performance computing solution, High Bandwidth Memory. As a Layout Design Engineer you will be collaborating with peer teams crossing Micron global footprint, in a multiple projects-based environment.

 

 Role and Responsibilities

•        Responsible for Design and development of critical analog, mixed-signal, custom digital block   and full chip level integration support.

•        Highly motivated with passion, detail oriented, systematic and methodical approach in IC layout design

•        Perform layout verification like LVS/DRC/Antenna, quality check and documentation.

•        Responsible for on-time delivery of block-level layouts with acceptable quality.

•        Demonstrate leadership Skill in planning, area/time estimation, scheduling, delegation and execution to meet project schedule/milestones in multiple project environment.

•        Guide junior team-members in their execution of Sub block-level layouts & review their work

•        Contribute to effective project-management.

•        Effectively communicating with Global engineering teams to assure the success of layout project.

 

Qualification/Requirements

•        8 to 15 years' experience in analog/custom layout design in advanced CMOS process,  in various technology nodes (Planar, FinFET )

•        Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.

•        Should have hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc.,

•        Good understanding of Analog Layout fundamentals (e.g., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive parasitic devices etc.)

•        Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,

•        Ability to understand design constraints and implement high-quality layouts.

•        Ability to understand design hierarchy and different architectures for Memory designs.

•        Excellent command and problem-solving skills in physical verification of custom layout.

•        Multiple Tape out support experience will be an added advantage.

•        Experience in managing multiple layout projects, ensuring quality checks are taken care at all stages of layout development.

•        Excellent verbal and written communication skills.

 

Education

BE or MTech in Electronic/VLSI Engineering

(We will also consider exceptionally talented Diploma holders in electronic or VLSI engineering)

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Set alert for similar jobsStaff Engineer , HIG HBM Layout role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

7 months ago

Job Type

Full-time

WorkMode

On-site

Experience Level

8-12 Years

Category

Software Engineering

Locations

Hyderabad, Telangana, India

Qualification

Bachelor or Master

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

Manager, HIG-HBM Layout

Micron Technology

Hyderabad, Telangana, India

Posted: 7 months ago

As an IC Layout Manager at Micron in Hyderabad, India; lead a team designing layouts for high-performance applications like artificial intelligence and High Bandwidth Memory. Responsibilities include team leadership, project management, skill development, and global collaboration to ensure project success and contribute to Micron's DRAM operation. Looking for candidates with strong analog/custom layout experience, people management skills, proficiency in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS, and a passion for innovation.

Micron Technology Logo

HBM Verification Engineer

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Responsibilities: Perform functional verification, root cause design discrepancies, debug pre-silicon full chip designs and help resolve them. Develop Test scenarios to increase the functional coverage for all DRAM and Emerging memory architectures and features. Participate in development of advanced verification methodology for Emerging memory products. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Perform various checks to ensure accurate timing models.   Core Requirements Good interpersonal skills and ability to work well in a team. Good in Verilog/SV/UVM concepts and verification Deep understanding of fundamental digital design concepts and analytical capability in complex gate level circuit designs. Well versed with SPICE and/or Verilog simulations and debug. Hands-on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis. Experience in deciphering circuit behavior from schematics. Familiarity with circuit characterization, timing libraries - files and formats, timing arcs Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations. Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what-if analysis by doing the change and making sure the fix can solve the issue. Hands-on knowhow of System Verilog Assertions to specify expected design behavior Familiarity with UVM is a plus. • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.   Qualifications & Skills: Experience in DRAM, SRAM or other memory related fields. Experience in AMS verification and co-sim. Good in verification approach, flow and concepts.   Education and Experience: . Post Graduate Degree in Electronics Engineering or related engineering field requirement. Experience Range: 7-11 years