The Job logo

What

Where

MGR-DEG-HBM-LAYOUT

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Lead and manage a talented and passionate IC Layout team in India. Collaborate with global teams to design layouts for AI and high performance computing solutions. Build a premier analog/mixed-signal layout team. Excellent communication and leadership skills required. BE or MTech in Electronic/VLSI Engineering.

As an IC Layout Manager, you will work with an exceptionally talented, passionate core team based in India, lead the team to design IC layout working for intensive applications such as artificial intelligence and high performance computing solution, High Bandwidth Memory. As an IC Layout Manager you will be collaborating with peer teams crossing Micron global footprint, to meet scheduled milestones in a multiple projects-based environment.

Responsibilities

Provide leadership in building and growing a Custom layout team from the ground up to support Micron’s global DRAM layout requirement;

·      Provide leadership in developing Analog and custom layout to meet schedule and milestone;

·      Provide leadership in training the team’s technical skills and cultural healthiness.

·      Effectively communicating with engineering teams in the US, Japan and China to assure the success of the layout project.

·      Organize, prioritize, and manage logistic on tasks and resource allocations for multiple projects.

·      Manage performance and development of team members.

·      Managing hiring and retention.

·      As a critical member of the core DRAM leadership team in India, contribute to the overall success of the Micron DRAM India operation

Qualification/Requirements

  • 12 + year experience in analog/custom layout in advanced CMOS process.
  • Minimum 1+ years people management experience.
  •  

·      Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.

·      Must have strong skills in layout and floor planning skills and manual routing.

·      Strong ability to build, and continuously develop a premier analog/mixed-signal layout team

·      Experienced in managing multiple Custom IC layout projects

·      Highly motivated with passion, detail oriented, systematic and methodical approach in IC layout design.

·      The ability to work and communicate effectively in a team and to be able to multi-task effectively in a fast-paced working environment.

·      Excellent verbal and written communication skills required.

·      Independent with strong analytical skills, creative thinking and self-motivated.

·      Capable of working in a cross functional, multi-site team environment in multiple time zones.

·      Previous work experience in DRAM/NAND layout design is desirable however not mandatory.

Education 

BE or MTech in Electronic/VLSI Engineering.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status

Set alert for similar jobsMGR-DEG-HBM-LAYOUT role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

13-17 years

Category

Software Development

Locations

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

Manager, HIG-HBM Layout

Micron Technology

Hyderabad, Telangana, India

Posted: 6 months ago

As an IC Layout Manager at Micron in Hyderabad, India; lead a team designing layouts for high-performance applications like artificial intelligence and High Bandwidth Memory. Responsibilities include team leadership, project management, skill development, and global collaboration to ensure project success and contribute to Micron's DRAM operation. Looking for candidates with strong analog/custom layout experience, people management skills, proficiency in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS, and a passion for innovation.

Micron Technology Logo

HBM Verification Engineer

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Responsibilities: Perform functional verification, root cause design discrepancies, debug pre-silicon full chip designs and help resolve them. Develop Test scenarios to increase the functional coverage for all DRAM and Emerging memory architectures and features. Participate in development of advanced verification methodology for Emerging memory products. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Perform various checks to ensure accurate timing models.   Core Requirements Good interpersonal skills and ability to work well in a team. Good in Verilog/SV/UVM concepts and verification Deep understanding of fundamental digital design concepts and analytical capability in complex gate level circuit designs. Well versed with SPICE and/or Verilog simulations and debug. Hands-on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis. Experience in deciphering circuit behavior from schematics. Familiarity with circuit characterization, timing libraries - files and formats, timing arcs Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations. Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what-if analysis by doing the change and making sure the fix can solve the issue. Hands-on knowhow of System Verilog Assertions to specify expected design behavior Familiarity with UVM is a plus. • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.   Qualifications & Skills: Experience in DRAM, SRAM or other memory related fields. Experience in AMS verification and co-sim. Good in verification approach, flow and concepts.   Education and Experience: . Post Graduate Degree in Electronics Engineering or related engineering field requirement. Experience Range: 7-11 years