The Job logo

What

Where

Intern (Technical-Engineering RTL FE Design)

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join Synopsys in Bangalore, India as a Technical Intern in the DesignWare IP Design R&D team. Contribute to FE RTL Design for synthesizable cores and collaborate with the global ASIC RTL Design Engineers. Opportunity for learning and growth.

Job Description and Requirements

At Synopsys, we are Powering new era of innovation for high-performance silicon chips and exponentially growing amounts of software content. Synopsys is at the forefront of Smart Everything with the world’s most advanced technologies for chip design, verification, IP integration, and software security and quality testing. We help our customers innovate from silicon to software so they can bring amazing new products to life.
 
The candidate will be part of the Solutions Group, Bangalore, India. The position offers learning and growth opportunities. This is a Technical Intern role and offers challenges to work in a multi-site environment on technically challenging Design for IP Cores.
 
Selected candidate will be part of the DesignWare IP Design R&D team at Synopsys. He/She will be expected to specify, design/architect and implement FE RTL Design for the DesignWare family of synthesizable cores and perform quality checks for the deliverables.
 
Job role will have a combination of RTL quality verification by CDC/Lint check tools. Candidate will work closely with FE Verification Team and be part of a global team of experienced ASIC RTL Design Engineers.

Qualifications:

  • BTech / MTech In Electrical / Electronic engineering 


Desirable Skills:

  • Strong knowledge in Processor architecture and ASIC Design flow,
  • HDL Verilog/VHDL/SV,
  • Verification and Synthesis basics,
  • Knowledge of perl or/and python is plus,
  • Good communication skill,
  • Good debug and problem-solving skills.

 

Set alert for similar jobsIntern (Technical-Engineering RTL FE Design) role in Bengaluru, India
Synopsys Inc Logo

Company

Synopsys Inc

Job Posted

10 months ago

Job Type

Full-time

WorkMode

On-site

Experience Level

0-2 Years

Category

Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Synopsys Inc Logo

Intern (Technical Engineering)

Synopsys Inc

Bengaluru, Karnataka, India

Posted: 2 months ago

As an Intern (Technical Engineering) at Synopsys Inc, you will participate in building automation scripts & interfaces to enhance productivity. Collaborate with technical engineers, developing automation frameworks and debugging workflows. Role includes mentorship, creative framework development, and working with the latest technologies.

Synopsys Inc Logo

Senior RTL Design Engineer

Synopsys Inc

Bengaluru, Karnataka, India

Posted: a year ago

Job Overview Synopsys is seeking a RTL Design Engineer and an expert in microarchitecture, RTL development for our next-generation IPs, processors and sub-systems. The ideal candidate is experienced in the microprocessor development process, resolution of critical problems, and has a consistent track record of delivering timely and high-quality products. Cutting edge experience in system architecture and design, utilizing the latest process technologies, is preferred.  Responsibilities and Duties Working closely with Architects to develop micro-architecture and hardware specifications for the design blocks in the sub-system / SoC. Developing RTL code for the design blocks with PPA considerations Carrying out Linting, CDC, RDC, Synthesis and Timing Analysis of design blocks Work closely with verification team to review test plans and setting the sign-off criteria for the design and verification activities. Interact and collaborate with various stake holders in the project (in areas related to Verification, DFT, Physical design, Prototyping.. etc)   Qualifications / Skills Desired Provide a bullet point list of the qualifications that are necessary for someone to fill this position. Bullet points you may want to include are: BTech / MTech In Electrical / Electronics engineering 6+ years experience in ASIC / SoC design domain Exposure to CPU/processor architectures (x86, ARM, RISC-V, MIPS.. etc) Knowledge of design techniques for high performance and low power (UPF, clock gating) Hands-on expertise with Verilog, System Verilog and/or VHDL Hands-on expertise with Spyglass, VCLP, Design Compiler and Prime Time Experience of developing scripts using Perl, Python or similar languages. Exposure to other frontend tools like Simulators and Waveform viewers (Verdi) Excellent communication skills Excellent debug and problem solving skills Exposure to automotive safety (ASIL) standards is an advantage