The Job logo

What

Where

ASIC Design Engineer, BOOT and Power Management

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Seeking a senior designer with expertise in making architectural trade-offs, implementing micro-architecture, and driving verification. Must possess strong analytical and problem-solving skills. A great teammate with excellent influencing skills.

What you'll be doing:

As a senior designer, be responsible for making architectural trade-offs based on feature/performance/power requirements, analyze system implications, come up with the micro-architecture, implement RTL, drive the verification, close timing, and support silicon validation.

 

  • During the course of a project you would end up driving the following aspects of design for your unit:
  • Own micro-architecture and RTL development of design modules
  • Micro-architect features to meet performance, power and area requirements
  • Work with HW architects to define critical features
  • Work with verification teams to verify the correctness of implemented features
  • Partner with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.

 

What we need to see:

  • BTech/MTech with 3+ years of experience in crafting complex Units and CPU/micro-controller based Sub-systems
  • Knowledge of security standards, protocols and system security architectures of modern SOC's would be a significant plus
  • Excellent influencing skills resulting in collaboration with cross-cultural, multi geography and matrixed teams
  • Good debugging, analytical and problem solving skills
  • Great interpersonal skills and ability to work as an excellent teammate
Set alert for similar jobsASIC Design Engineer, BOOT and Power Management role in Bengaluru, India or Hyderabad, India
NVIDIA Logo

Company

NVIDIA

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Engineering

Locations

Bengaluru, Karnataka, India

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

NVIDIA Logo

ASIC Design Engineer - Hardware

NVIDIA

Bengaluru, Karnataka, India

+1 more

Posted: a year ago

Develop and enhance timing analysis/signoff workflow from frontend to backend at chip and block level. Integrate and physically partition chips. Develop custom timing scripts for clock skew analysis. Optimize design and ensure timing convergence. Develop PD workflows.