The Job logo

What

Where

HBM Product Engineering Validation Manager

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join our Validation team responsible for pre-silicon/DFMEA preparation. Collaborate with Design, Verification, Product Architecture, and Silicon Strategy teams. Identify continuous improvement opportunities and optimize group performance. Mentor and develop team members. Strong circuit analysis and debugging skills required.

Key Responsibilities:

  • Validation team will begin engaging well-ahead of silicon arriving as they are responsible for majority of the pre-silicon/DFMEA preparation within PE
  • Participate in Design and Component Validation activities to plan validation ahead of silicon, and then collaboratively debug once silicon arrives.
  • Resolution of all silicon findings in accordance with issue closure timeline expectations for the designs your team is assigned to.
  • Develop deep partnerships with Design, Verification, Product Architecture, System Compatibility Group and Silicon Strategy teams in order to deliver products effectively and efficiently.
  • Identify and lead continuous improvement efforts in the area of design readiness to ensure fast implementation of lessons learnt.
  • Coordinate closely with Product Leadership Team to ensure design readiness is fully represented in overall product leadership approach, and strategies are aligned to delivering to the product objectives/timelines.
  • Understand product support roadmaps and strategies to ensure your team can support assigned designs. 
  • Allocate resources to meet timelines and deliverables within the group and establish goals as part of the larger leadership team.
  • Aid in ambitious hiring and team building to ensure readiness ahead of need.
  • Optimize group performance through metrics and objectives.
  • As a team leader you will mentor and career development, identify team strengths and weaknesses and create specific development plans with team members, conduct performance appraisals, provide recognition and drive accountability across the team.
  • Multi-functional global collaboration within and outside the global HBM PE footprint.

 

 

Education & Experience Necessary for Success:

  • Bachelor’s or Master's Degree in Electrical or Computer Engineering.
  • 5+ years of relevant technical experience.
  • Technical leadership experience preferred.
  • Strong circuit analysis and debug skills.
  • Familiarity with the HBM and DRAM preferred.
  • Possess solid understanding of the way product yields impact revenue preferred.
  • A record of performance excellence for current/previous areas of responsibility.
  • Viewed by current team as a strong mentor and teammate.
  • Proven ability to solve problems across multi-functional groups, both within and outside the department.
  • Excellent problem solving and analytical skills.
  • Proven communication and presentation skills.
  • Proven social skills and a track record as a strong collaborator.
  • Experience working with multi-functional teams across multiple sites a plus.
  • People leadership experience a plus.
  • Experience delegating tasks and setting priorities in a team environment a plus.
  • Passionate about people leadership, with a drive toward ongoing learning and development in this area.
Set alert for similar jobsHBM Product Engineering Validation Manager role in Hyderabad, India
Micron Technology Logo

Company

Micron Technology

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 years

Category

Software Engineering

Locations

Hyderabad, Telangana, India

Qualification

Bachelor

Applicants

Be an early applicant

Related Jobs

Micron Technology Logo

HBM Verification Engineer

Micron Technology

Hyderabad, Telangana, India

Posted: a year ago

Responsibilities: Perform functional verification, root cause design discrepancies, debug pre-silicon full chip designs and help resolve them. Develop Test scenarios to increase the functional coverage for all DRAM and Emerging memory architectures and features. Participate in development of advanced verification methodology for Emerging memory products. Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements. Perform various checks to ensure accurate timing models.   Core Requirements Good interpersonal skills and ability to work well in a team. Good in Verilog/SV/UVM concepts and verification Deep understanding of fundamental digital design concepts and analytical capability in complex gate level circuit designs. Well versed with SPICE and/or Verilog simulations and debug. Hands-on experience in developing/understanding building block schematics, memory schematics, running circuit simulation with spice simulators, DC analysis, transient analysis. Experience in deciphering circuit behavior from schematics. Familiarity with circuit characterization, timing libraries - files and formats, timing arcs Experience in Verilog MOS switch level models and netlist simulation with zero delay, unit delay, and path delay simulations. Debugging Gate level simulation failures and root causing the failures to actual circuits. Accomplish what-if analysis by doing the change and making sure the fix can solve the issue. Hands-on knowhow of System Verilog Assertions to specify expected design behavior Familiarity with UVM is a plus. • Gate level simulation, spice correlation, Debug failures and provide fixes at gate or transistor level - as applicable.   Qualifications & Skills: Experience in DRAM, SRAM or other memory related fields. Experience in AMS verification and co-sim. Good in verification approach, flow and concepts.   Education and Experience: . Post Graduate Degree in Electronics Engineering or related engineering field requirement. Experience Range: 7-11 years