Staff Engineer - CPU DSP System

You must Sign In before continuing to the company website to apply.

Job description

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Software Engineer, you will design, develop, create, modify, and validate embedded and cloud edge software, applications, and/or specialized utility programs that launch cutting-edge, world class products that meet and exceed customer needs. Qualcomm Software Engineers collaborate with systems, hardware, architecture, test engineers, and other teams to design system-level software solutions and obtain information on performance requirements and interfaces.

Minimum Qualifications:

• Bachelor's degree in Engineering, Information Systems, Computer Science, or related field and 4+ years of Software Engineering or related work experience.
OR
Master's degree in Engineering, Information Systems, Computer Science, or related field and 3+ years of Software Engineering or related work experience.
OR
PhD in Engineering, Information Systems, Computer Science, or related field and 2+ years of Software Engineering or related work experience.

• 2+ years of work experience with Programming Language such as C, C++, Java, Python, etc.

Preferred Qualifications:

• Master's Degree in Engineering, Information Systems, Computer Science or related field.

• 8+ years of Software Engineering or related work experience.

• 3+ years of experience with Database Management Software.

• 3+ years of experience with API.

• 1+ year of work experience with Git, Perforce, or Source Code Management System.

Principal Duties and Responsibilities:

• Leverages advanced Software knowledge and experience to design, develop, create, modify, and validate embedded and cloud edge software, applications, and/or specialized utility programs.

• Analyzes user needs, software requirements, and time and cost constraints to design and customize software for optimal operational efficiency.

• Designs and implements software modules for large-scale products and systems.

• Participates in and leads design, coding, unit testing, debugging, and integration efforts to ensure projects are completed to specifications and schedules.

• Performs complex code reviews and regression tests as well as triages and fixes issues to ensure the quality of code.

• Collaborates with individuals outside the software function (e.g., Hardware, Systems, and Test engineers) to ensure solutions work with other components of a specific project.

• Writes detailed technical documentation for complex Software projects.

Level of Responsibility:

• Works independently with minimal supervision.

• Decision-making is significant in nature and affects work beyond immediate work group.

• Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.

• Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).

• Tasks often require multiple steps which can be performed in various orders; extensive planning, problem-solving, and prioritization must occur to complete the tasks effectively.

Set alert for similar jobsStaff Engineer - CPU DSP System role in Bengaluru, India

Company

Qualcomm

Job Posted

a year ago

Job Type

Full-time

WorkMode

On-site

Experience Level

8-12 Years

Related Jobs

Engineer- Audio DSP

Qualcomm

Bengaluru, Karnataka, India

Posted: a year ago

The role of Engineer - Audio DSP at Qualcomm in Bangalore involves designing, developing, and testing embedded software for wireless chips, focusing on HiFi DSP and other DSPs. Tasks include working on Audio Codecs, DSP signal processing blocks, integrating algorithms, and debugging. The Engineer is expected to have experience in assembly and C programming, knowledge of audio/voice encoder formats, digital audio formats, and extensive hands-on experience with Audio DSP development.

Staff Engineer - DFT

Qualcomm

Bengaluru, Karnataka, India

Posted: a year ago

We are seeking a Staff Engineer with at least 7+ years of experience in ASIC/DFT. In this role, you will be responsible for scan insertion, ATPG, coverage analysis, and transition delay test coverage analysis. You should have expertise in test mode timing constraints definition and scripting languages. You will also work on simulating test vectors and ensuring the adherence to equivalence check and DFT DRC rules. Experience with tools like Synopsis TetraMax/DFTMax and Cadence Encounter Test is a plus. As a member of our international team, you will be working in a dynamic environment and will have the opportunity to learn and adapt to new tools and methodologies. You should have excellent problem-solving skills, strong communication and teamwork skills, and fluency in English. This is a full-time, on-site opportunity at our location in Bengaluru, Karnataka, India.

Staff Engineer (CPUSS Architecture and performance)

Qualcomm

Bengaluru, Karnataka, India

Posted: a year ago

Job description  General Summary: About The Job Would be working on Qualcomm Snapdragon CPUSS Architecture and performance team. Responsible for analyzing the performance aspects of Snapdragon CPU subsystem and influence the same for performance uplifts in upcoming revisions. Will be guiding the execution team by projecting CPUSS performance in upcoming chips and correlating them with pre-silicon runs and post silicon measurements. Responsible for driving deep dive analysis on performance issues, bottleneck providing fixes or workarounds on CPU subsystem and related SOC Modules. The ideal candidate to have a strong CPU architecture / analysis background along with overall SOC wide exposure and Embedded system concepts on modern chipsets-based ARM/X86   Essential Skills and Experience Familiar with Microprocessor and/or SoC Architecture and micro-Architecture, preferably ARM processors and ARM processor-based systems. Experience of ARM based System Designs, Knowledge of CPU and hierarchical memory system, cache configurations and coherency issues in multi-core systems . Experience with workload performance characterization, bottleneck analysis, and driving microarchitecture investigations on CPU /GPU/Systems with relevant performance matrix Hands-on with Lauterbach debug environment, Emulation platforms and experience in working with bare-metal environment with knowledge of Linux boot. Engage with architects and design teams to investigate next-generation CPU microarchitecture performance features through workload-driven investigations, especially well-known CPU benchmarks like Lmbench, Spec, Geekbench . Develop, simulate workloads for pre-silicon performance analysis and performance projections on silicon. Lead initiatives for performance technology alignment across product engineering teams Good to have Minimum 8 - 10 years years of experience on relevant areas. Strong data analysis skills to identify performance trends from large data sets and the technical bent to investigate anomalies Understanding of Linux and Android internals from a performance point of view. Strong programming experience in at least one language: C/C++, Perl, Python Familiarity with hardware/software level performance analysis of industry standard benchmarks & open source applications. Excellent debugging skills at SoC and System level Excellent communication skills and ability to collaborate with peers and senior architects/design engineers across the globe. Familiar with pre-silicon environments such as Verification, Emulation and Virtual Bring-Up, etc. Good knowledge of high-performance microprocessor architecture and complex SoC Pre-silicon performance experience is a huge plus Post Silicon Experience and debugging on the devices using relevant Debug tools and Bus profiling tools are added advantage. Educational qualification Bachelor's degree in Electrical, Electronics or Computer Engineering and/or Computer Science, with 5+ years of experience in SOC/CPU post-silicon validation / performance analysis Strong knowledge of modern OS kernel (Android, Linux), enable Linux/Android during bring-up.   Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.  OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.  OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

CPU Physical Design Engineer- Nuvia

Qualcomm

Bengaluru, Karnataka, India

Posted: a year ago

Job description  General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.   Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.  OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.  OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 10 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.  

CPU Physical Design Engineer - Nuvia

Qualcomm

Bengaluru, Karnataka, India

Posted: a year ago

Job description  General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows. Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.  OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.  OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 5 to 15 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.

CPU Physical Design Engineer

Qualcomm

Bangalore Urban, Karnataka, India

Posted: a year ago

Job Area: Engineering Group, Engineering Group > Hardware Engineering   General Summary: As a Physical Design Engineer, you will work with microarchitecture, RTL design and CAD teams to implement the designs meeting aggressive power, area and performance goals using industry standard tools/flows.   Roles and Responsibilities Perform block level implementation using place and route techniques to meet area/timing and power requirements Create floorplan with pin placement, partitions and power grid Generate block level static timing constraints Perform Synthesis, Place & Route on the designs using industry standard tools and deliver GDS Validate the designs for functional and electrical robustness Generate and implement ECOs to fix noise, timing and EM/IR violations Involve in defining correct by construction physical design methodologies.     Minimum Qualifications: • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.     Preferred qualifications MS degree in Electrical Engineering; 10 years of practical experience Experience in developing and implementing power grid and clock specifications Experience in all aspects of timing closure for multi-clock domain designs Experience in deep submicron process technology nodes is strongly preferred Knowledge of library cells and optimizations Solid understanding industry standard tools for synthesis, place & route and tapeout flows Solid understanding of physical design verification methods to debug LVS/DRC.  Experience with Synthesis, place and route and signoff  timing/power analysis Knowledge of all aspects of physical construction, integration, physical and electrical verification  Knowledge of basic SoC architecture and HDL languages like Verilog.