The Job logo

What

Where

Senior Silicon Design Engineer

ApplyJoin for More Updates

You must Sign In before continuing to the company website to apply.

Smart SummaryPowered by Roshi
Join as a Senior Silicon Design Engineer at AMD in Bengaluru, India. Work on Zen CPU validation, debug system failures, and drive new feature validation strategy. Be part of a dynamic team working on high-quality processors and continuous technical innovation.

Job description 

THE ROLE:  

The AMD Cores system validation team is looking for a dynamic, energetic Cores Validation engineer to join our growing team focused on the Zen CPU.

 

Cores Systems Validation Engineer will perform hands-on system level debug to isolate system level failures to a specific IP or domain. Exposure begins at the architecture level, working with pre-silicon teams to maximize pre-silicon coverage, post-silicon bring-up and enablement, and engagement through production and working with customer facing teams for best adoption. You will work in a dynamic environment, directly with the product, tools, motherboards, and BIOS/OS.

 

This position is not for new college graduates.

  

THE PERSON:  

As a key contributor to the success of AMD’s server roadmap, you will be part of a high performing team driving the delivery of high quality, industry leading processors to market. The validation team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.   

  

KEY RESPONSIBILITIES:  

  • Isolate generic system level failures into a more focused area of the platform or CPU
  • Drive debug and resolution of Zen CPU validation issues across silicon, firmware/BIOS, and coordinating with memory partners as needed
  • Develop x86 content to exercise new features and reproduce complex bugs in silicon
  • Devise validation strategy from pre-silicon through customer adoption working across architecture, silicon design, firmware, validation, and debug teams
  • Proactively participating in project planning, developing, and maintaining schedules, managing dependencies, and ensuring quality of deliverables at committed milestones.
  • Generates/Maintains regular status representing the Server Validation team in program meetings providing status to program management  

PREFERRED EXPERIENCE:  

  • Programming/scripting skills (e.g. C/C++, Perl, Ruby, Python) 
  • x86 assembly programming
  • Debug techniques and methodologies 
  • Extensive experience with board/platform-level debugging, including delivery, sequencing, analysis, and optimization 
  • Extensive knowledge of system architecture, technical debug, and validation strategy 
  • Strong analytical/problem-solving skills and pronounced attention to details 
  • Must be a self-starter, and able to independently drive tasks to completion 

  

ACADEMIC CREDENTIALS:  

  • Bachelors or Masters degree in electrical or computer engineering

 

#LI-PK1

Set alert for similar jobsSenior Silicon Design Engineer role in Bengaluru, India
AMD Logo

Company

AMD

Job Posted

9 months ago

Job Type

Full-time

WorkMode

On-site

Experience Level

3-7 Years

Category

Engineering

Locations

Bengaluru, Karnataka, India

Qualification

Bachelor or Master

Applicants

Be an early applicant

Related Jobs

AMD Logo

Sr. Silicon Design Engineer

AMD

Bengaluru, Karnataka, India

Posted: a year ago

SENIOR SILICON DESIGN ENGINEER     THE ROLE:   This job opening is for a circuit designer in a team responsible for high-precision custom circuit blocks and PHYs used in AMD’s microprocessor designs and SOCs. This team owns a wide variety of key IP in Digital and Analog/Mixed-Signal domains catering to products across multiple business units. With a good mix of experienced designers and recent college graduates from top Engineering institutions across the country, this team offers a very competitive atmosphere with excellent scope to learn and improve. Meticulous execution routine resulting in a solid track record, a strong focus on innovation and a balanced work-life distribution makes this one of the top-class teams in this space across the industry.   THE PERSON:   Ideal candidate would be the one with not only strong circuit design knowledge, but also clear communication and presentation skills along with diligent documentation of work. Passion to go beyond the call of duty and innovate for higher efficiency would be a key differentiator.   KEY RESPONSIBILITIES:   Complete ownership of individual circuit blocks in a GDDR Memory PHY (GDDR6/7) design in cutting edge FinFet technology nodes Responsible for circuit design, layout quality, electrical and timing analysis, and reliability checks Interface with cross-functional teams like RTL, Verification and Physical Design   PREFERRED EXPERIENCE:   Strong hands-on experience in SerDes and/or GDDR6/7 circuit designs in latest technology nodes, including Finfet. Good technical knowledge of power-performance trade-offs in high-speed SerDes/ Memory PHY designs Direct experience in all phases of design analysis including functional, static timing and electrical sign-off Strong understanding of the impact of variation on design performance   ACADEMIC CREDENTIALS:   Desired: Masters in Electrical/Electronics Engineering, with specialization in microelectronics or something similar

AMD Logo

PMTS Silicon Design Engineer

AMD

Bengaluru, Karnataka, India

Posted: a year ago

THE ROLE: The position will involve working with a very experienced physical design team of CPU core and is responsible for delivering the physical design of tiles to meet challenging goals for frequency, power and other design requirements for AMD next generation processors in a fast-paced environment on cutting edge technology.   THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical and communication skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player.   KEY RESPONSIBILITIES:  Implementing RTL to GDS2 flow Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Handling different PNR tools - Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, Innovus.   PREFERRED EXPERIENCE: 12+ years of professional experience in physical design, preferably with high performance designs. Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications. Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation Versatility with scripts to automate design flow. Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams Experience in FinFET & Dual Patterning nodes such as 16/14/10/7/5nm Excellent physical design and timing background. Good understanding of computer organization/architecture is preferred. Strong analytical/problem solving skills and pronounced attention to details. ACADEMIC CREDENTIALS: Qualification: Bachelors or Masters in Electronics/Electrical Engineering

AMD Logo

MTS Silicon Design Engineer

AMD

Bengaluru, Karnataka, India

Posted: a year ago

THE ROLE: The position will involve working with a very experienced physical design team of CPU core and is responsible for delivering the physical design of tiles to meet challenging goals for frequency, power and other design requirements for AMD next generation processors in a fast-paced environment on cutting edge technology.   THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical and communication skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player.   KEY RESPONSIBILITIES:  Implementing RTL to GDS2 flow Handling Floor-plan, Physical Implementation of Power-plan, Synthesis, Placement, CTS, Timing Closure, Routing, Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Handling different PNR tools - Synopsys Fusion Compiler, ICC2, Design Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Genus, Innovus.   PREFERRED EXPERIENCE: 12+ years of professional experience in physical design, preferably with high performance designs. Experience in automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications. Experience in automated design flows for clock tree synthesis, clock and power gating techniques, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation Versatility with scripts to automate design flow. Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams Experience in FinFET & Dual Patterning nodes such as 16/14/10/7/5nm Excellent physical design and timing background. Good understanding of computer organization/architecture is preferred. Strong analytical/problem solving skills and pronounced attention to details.   ACADEMIC CREDENTIALS: Qualification: Bachelors or Masters in Electronics/Electrical Engineering